From nobody Tue Dec 16 23:30:46 2025 Received: from mail-oi1-f182.google.com (mail-oi1-f182.google.com [209.85.167.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 047E71FBE86; Fri, 21 Feb 2025 05:50:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740117030; cv=none; b=SbZ61OdLMqU03zJ5lNEq8n4ahzmue825CBlh2w3H/+ACshRG2S63NS2zuvLDfsEUwHJpePMQA98oN+ER/xzPhSdphKq8EHWiG+dign6euB+2eMZKzlLAA4FrGmX5rijQOZGUlynw7b0Dg5grn0yf17ZuFa9xRFYRLR56XYSTqTY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740117030; c=relaxed/simple; bh=M7JRf/rva+av7moeaqGGVm+It7PvXruTxepAv7CzCMw=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=J+x9karpwzAMAuT2miL2NzJ1RbdFYASUUcR1U9yJgBwmYzKEaIY7INLlMRV8Muiv1SQMmRYfXGAEeRBA/kkCyqxHO3tLI6PhqOV8LbikvU04wIWvP2Hz4X6ybvFDqI2XnZAW2+WcK5OYmOuTwxjS98d8tndd1OL/+a4qPT+RnZo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NKyioK/I; arc=none smtp.client-ip=209.85.167.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NKyioK/I" Received: by mail-oi1-f182.google.com with SMTP id 5614622812f47-3f419eea844so1013746b6e.1; Thu, 20 Feb 2025 21:50:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1740117028; x=1740721828; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=JQEtVB5peFkUVrk+VE9+6V14katRhVhojmMt1aZTL5s=; b=NKyioK/IEg32khRikzkjaJv1mPy5/T133DvFib8BVtSVyT9dyMcrhDQLrNszxU6ycy o/A3io4HzwzUGETG4t2LllOWURuUXZjcbLnzSc3A8/7DF8lJay/Smcq2/+QvyzVLqMQv H6NbfOjB4um9TUheKBzuhJtsUQqpjtCQc+KPbWN4qXWh7jHGGurFBJ63JA2Ydz005jl0 0TnZUZu/6mSbvyjPvOydCab/ZkDUriKqHGponlUd7yoIexFJpwtkE8cwIAJdEbCT6MOb LbWgKBMO1Kcl7/KXEQWhbs/0tMxUqiAv9/upohpxTDccRqWJ6tjtjJmEBslUf9PqmaRE SwTg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740117028; x=1740721828; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JQEtVB5peFkUVrk+VE9+6V14katRhVhojmMt1aZTL5s=; b=tWwNbRe2csp7zfNS/aFSH3fVtVp6zJ5E18wfbiBklVvMa8+e4d8t1Na7I/cOqtvY58 8NOC5iqG4MN4hs8AKkBpFyjiFvb5oTbQnPP9cxOE1UNiiSk11bUi2yPQnge0Vh0P9lZ1 IBlxCfeuUIUZ87ZUEN+wVP3ywvgQ/ZugOdtdlfsJLlf2BFRNAUG5gjM6AB5tREz+KyY0 X92wCcvp09CONrY8g/+p0QZ1EstttcseBYguPplqndazl/FiZx+VXpsHueyRphyRLV5z TgONplWn65tNaa296bD7/zCeo68ZY+NrMPVwtn14Uz/2aCkmq+n8YDxtbqdaayjEXIBs UJew== X-Forwarded-Encrypted: i=1; AJvYcCW0+JqYKKW2QJu00wELFipGPNSxE7czNv8UJ9+6gotmSWw+9C+9XPCkWX9J0AGE/6dZ0He/iVwszQrcy4Fb@vger.kernel.org, AJvYcCXtPrcQFbhHvSW93EWLGFvzDSZVlsRuEAwC1Z7g+se2gKMH2rEsmkHu8eAqo7dxxtFkn/E41TMEvZ2v@vger.kernel.org X-Gm-Message-State: AOJu0YzLuif7OJrIsicnGMtX34TydNOWLLvcsREvEKrzfh8pSCMzzXeF aNjU6ldVxInDdbXHcw1omoxdCbrAs2LvzEqmae6P7ONJghULm8cL X-Gm-Gg: ASbGnctR1ELcpfHhUBCObGg8dVaz5YUpyv/HCmUsDLUWhnTxzQJWwvcJAztO0OMkh9Q e1PxHu3OtEkT7xdzafo+iTMSuedpefHYU7zvC3SQsHKKG6Otlc3jHYPORm7sfHu0dXm9HJbvX3Y yBE5zwyVDaxOKrIiYQB5/DNfcZZ9CIgIUQCyX1NMLe16hWkGtQMiXEANNCZNsRsJZq98+tFtf7p BQQT3hEZXV2hAvEseFB9VhOjkHTGkfjlsMUVAtpzFDanIfrLGqRi9CXZSRrwze+m6xDrAIgF4Ga rw8GG70wTXw8HDLs1S5llZbMsGWMws4tuWc+ X-Google-Smtp-Source: AGHT+IGJX0Wo5ZRHH1ezNQwtiBeWjkQ5e9atU+JTlNYEf9NYlannLDQH2oXTboVIc546GfKGuVVnZg== X-Received: by 2002:a05:6808:1392:b0:3f4:1dc8:f52e with SMTP id 5614622812f47-3f425bf28cemr1019954b6e.30.1740117027830; Thu, 20 Feb 2025 21:50:27 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 5614622812f47-3f4120266e1sm1106369b6e.44.2025.02.20.21.50.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Feb 2025 21:50:26 -0800 (PST) From: Chen Wang To: u.kleine-koenig@baylibre.com, aou@eecs.berkeley.edu, arnd@arndb.de, unicorn_wang@outlook.com, conor+dt@kernel.org, guoren@kernel.org, inochiama@outlook.com, krzk+dt@kernel.org, palmer@dabbelt.com, paul.walmsley@sifive.com, robh@kernel.org, tglx@linutronix.de, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, xiaoguang.xing@sophgo.com, fengchun.li@sophgo.com Subject: [PATCH v4 2/3] irqchip: Add the Sophgo SG2042 MSI interrupt controller Date: Fri, 21 Feb 2025 13:50:19 +0800 Message-Id: X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Add driver for Sophgo SG2042 MSI interrupt controller. Signed-off-by: Chen Wang Reviewed-by: Inochi Amaoto --- drivers/irqchip/Kconfig | 12 ++ drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-sg2042-msi.c | 264 +++++++++++++++++++++++++++++++ 3 files changed, 277 insertions(+) create mode 100644 drivers/irqchip/irq-sg2042-msi.c diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index be063bfb50c4..cdb0accd826a 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -751,6 +751,18 @@ config MCHP_EIC help Support for Microchip External Interrupt Controller. =20 +config SOPHGO_SG2042_MSI + bool "Sophgo SG2042 MSI Controller" + depends on ARCH_SOPHGO || COMPILE_TEST + depends on PCI + select IRQ_DOMAIN_HIERARCHY + select IRQ_MSI_LIB + select PCI_MSI + help + Support for the Sophgo SG2042 MSI Controller. + This on-chip interrupt controller enables MSI sources to be + routed to the primary PLIC controller on SoC. + config SUNPLUS_SP7021_INTC bool "Sunplus SP7021 interrupt controller" if COMPILE_TEST default SOC_SP7021 diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index 25e9ad29b8c4..dd60e597491d 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -128,4 +128,5 @@ obj-$(CONFIG_WPCM450_AIC) +=3D irq-wpcm450-aic.o obj-$(CONFIG_IRQ_IDT3243X) +=3D irq-idt3243x.o obj-$(CONFIG_APPLE_AIC) +=3D irq-apple-aic.o obj-$(CONFIG_MCHP_EIC) +=3D irq-mchp-eic.o +obj-$(CONFIG_SOPHGO_SG2042_MSI) +=3D irq-sg2042-msi.o obj-$(CONFIG_SUNPLUS_SP7021_INTC) +=3D irq-sp7021-intc.o diff --git a/drivers/irqchip/irq-sg2042-msi.c b/drivers/irqchip/irq-sg2042-= msi.c new file mode 100644 index 000000000000..b7950872ed2e --- /dev/null +++ b/drivers/irqchip/irq-sg2042-msi.c @@ -0,0 +1,264 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * SG2042 MSI Controller + * + * Copyright (C) 2024 Sophgo Technology Inc. + * Copyright (C) 2024 Chen Wang + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "irq-msi-lib.h" + +#define SG2042_MAX_MSI_VECTOR 32 + +struct sg2042_msi_chipdata { + void __iomem *reg_clr; // clear reg, see TRM, 10.1.33, GP_INTR0_CLR + + phys_addr_t doorbell_addr; // see TRM, 10.1.32, GP_INTR0_SET + + u32 irq_first; // The vector number that MSIs starts + u32 num_irqs; // The number of vectors for MSIs + + DECLARE_BITMAP(msi_map, SG2042_MAX_MSI_VECTOR); + struct mutex msi_map_lock; // lock for msi_map +}; + +static int sg2042_msi_allocate_hwirq(struct sg2042_msi_chipdata *data, int= num_req) +{ + int first; + + guard(mutex)(&data->msi_map_lock); + first =3D bitmap_find_free_region(data->msi_map, data->num_irqs, + get_count_order(num_req)); + return first >=3D 0 ? first : -ENOSPC; +} + +static void sg2042_msi_free_hwirq(struct sg2042_msi_chipdata *data, + int hwirq, int num_req) +{ + guard(mutex)(&data->msi_map_lock); + bitmap_release_region(data->msi_map, hwirq, get_count_order(num_req)); +} + +static void sg2042_msi_irq_ack(struct irq_data *d) +{ + struct sg2042_msi_chipdata *data =3D irq_data_get_irq_chip_data(d); + int bit_off =3D d->hwirq; + + writel(1 << bit_off, data->reg_clr); + + irq_chip_ack_parent(d); +} + +static void sg2042_msi_irq_compose_msi_msg(struct irq_data *d, + struct msi_msg *msg) +{ + struct sg2042_msi_chipdata *data =3D irq_data_get_irq_chip_data(d); + + msg->address_hi =3D upper_32_bits(data->doorbell_addr); + msg->address_lo =3D lower_32_bits(data->doorbell_addr); + msg->data =3D 1 << d->hwirq; +} + +static const struct irq_chip sg2042_msi_middle_irq_chip =3D { + .name =3D "SG2042 MSI", + .irq_ack =3D sg2042_msi_irq_ack, + .irq_mask =3D irq_chip_mask_parent, + .irq_unmask =3D irq_chip_unmask_parent, +#ifdef CONFIG_SMP + .irq_set_affinity =3D irq_chip_set_affinity_parent, +#endif + .irq_compose_msi_msg =3D sg2042_msi_irq_compose_msi_msg, +}; + +static int sg2042_msi_parent_domain_alloc(struct irq_domain *domain, + unsigned int virq, int hwirq) +{ + struct sg2042_msi_chipdata *data =3D domain->host_data; + struct irq_fwspec fwspec; + struct irq_data *d; + int ret; + + fwspec.fwnode =3D domain->parent->fwnode; + fwspec.param_count =3D 2; + fwspec.param[0] =3D data->irq_first + hwirq; + fwspec.param[1] =3D IRQ_TYPE_EDGE_RISING; + + ret =3D irq_domain_alloc_irqs_parent(domain, virq, 1, &fwspec); + if (ret) + return ret; + + d =3D irq_domain_get_irq_data(domain->parent, virq); + return d->chip->irq_set_type(d, IRQ_TYPE_EDGE_RISING); +} + +static int sg2042_msi_middle_domain_alloc(struct irq_domain *domain, + unsigned int virq, + unsigned int nr_irqs, void *args) +{ + struct sg2042_msi_chipdata *data =3D domain->host_data; + int hwirq, err, i; + + hwirq =3D sg2042_msi_allocate_hwirq(data, nr_irqs); + if (hwirq < 0) + return hwirq; + + for (i =3D 0; i < nr_irqs; i++) { + err =3D sg2042_msi_parent_domain_alloc(domain, virq + i, hwirq + i); + if (err) + goto err_hwirq; + + irq_domain_set_hwirq_and_chip(domain, virq + i, hwirq + i, + &sg2042_msi_middle_irq_chip, data); + } + + return 0; + +err_hwirq: + sg2042_msi_free_hwirq(data, hwirq, nr_irqs); + irq_domain_free_irqs_parent(domain, virq, i); + + return err; +} + +static void sg2042_msi_middle_domain_free(struct irq_domain *domain, + unsigned int virq, + unsigned int nr_irqs) +{ + struct irq_data *d =3D irq_domain_get_irq_data(domain, virq); + struct sg2042_msi_chipdata *data =3D irq_data_get_irq_chip_data(d); + + irq_domain_free_irqs_parent(domain, virq, nr_irqs); + sg2042_msi_free_hwirq(data, d->hwirq, nr_irqs); +} + +static const struct irq_domain_ops sg2042_msi_middle_domain_ops =3D { + .alloc =3D sg2042_msi_middle_domain_alloc, + .free =3D sg2042_msi_middle_domain_free, + .select =3D msi_lib_irq_domain_select, +}; + +#define SG2042_MSI_FLAGS_REQUIRED (MSI_FLAG_USE_DEF_DOM_OPS | \ + MSI_FLAG_USE_DEF_CHIP_OPS) + +#define SG2042_MSI_FLAGS_SUPPORTED MSI_GENERIC_FLAGS_MASK + +static const struct msi_parent_ops sg2042_msi_parent_ops =3D { + .required_flags =3D SG2042_MSI_FLAGS_REQUIRED, + .supported_flags =3D SG2042_MSI_FLAGS_SUPPORTED, + .bus_select_mask =3D MATCH_PCI_MSI, + .bus_select_token =3D DOMAIN_BUS_NEXUS, + .prefix =3D "SG2042-", + .init_dev_msi_info =3D msi_lib_init_dev_msi_info, +}; + +static int sg2042_msi_init_domains(struct sg2042_msi_chipdata *data, + struct device *dev) +{ + struct fwnode_handle *fwnode =3D dev_fwnode(dev); + struct irq_domain *plic_domain, *middle_domain; + struct fwnode_handle *plic_node; + + plic_node =3D fwnode_find_reference(fwnode, "msi-ranges", 0); + if (IS_ERR(plic_node)) { + pr_err("Failed to find the PLIC node!\n"); + return PTR_ERR(plic_node); + } + + plic_domain =3D irq_find_matching_fwnode(plic_node, DOMAIN_BUS_ANY); + fwnode_handle_put(plic_node); + if (!plic_domain) { + pr_err("Failed to find the PLIC domain\n"); + return -ENXIO; + } + + middle_domain =3D irq_domain_create_hierarchy(plic_domain, 0, data->num_i= rqs, + fwnode, + &sg2042_msi_middle_domain_ops, + data); + if (!middle_domain) { + pr_err("Failed to create the MSI middle domain\n"); + return -ENOMEM; + } + + irq_domain_update_bus_token(middle_domain, DOMAIN_BUS_NEXUS); + + middle_domain->flags |=3D IRQ_DOMAIN_FLAG_MSI_PARENT; + middle_domain->msi_parent_ops =3D &sg2042_msi_parent_ops; + + return 0; +} + +static int sg2042_msi_probe(struct platform_device *pdev) +{ + struct fwnode_reference_args args =3D {}; + struct sg2042_msi_chipdata *data; + struct device *dev =3D &pdev->dev; + struct resource *res; + int ret; + + data =3D devm_kzalloc(dev, sizeof(struct sg2042_msi_chipdata), GFP_KERNEL= ); + if (!data) + return -ENOMEM; + + data->reg_clr =3D devm_platform_ioremap_resource_byname(pdev, "clr"); + if (IS_ERR(data->reg_clr)) { + dev_err(dev, "Failed to map clear register\n"); + return PTR_ERR(data->reg_clr); + } + + res =3D platform_get_resource_byname(pdev, IORESOURCE_MEM, "doorbell"); + if (!res) { + dev_err(dev, "Failed get resource from set\n"); + return -EINVAL; + } + data->doorbell_addr =3D res->start; + + ret =3D fwnode_property_get_reference_args(dev_fwnode(dev), "msi-ranges", + "#interrupt-cells", 0, 0, &args); + if (ret) { + dev_err(dev, "Unable to parse MSI vec base\n"); + return ret; + } + fwnode_handle_put(args.fwnode); + + ret =3D fwnode_property_get_reference_args(dev_fwnode(dev), "msi-ranges", + NULL, args.nargs + 1, + 0, &args); + if (ret) { + dev_err(dev, "Unable to parse MSI vec number\n"); + return ret; + } + fwnode_handle_put(args.fwnode); + + data->irq_first =3D (u32)args.args[0]; + data->num_irqs =3D (u32)args.args[args.nargs - 1]; + + mutex_init(&data->msi_map_lock); + + return sg2042_msi_init_domains(data, dev); +} + +static const struct of_device_id sg2042_msi_of_match[] =3D { + { .compatible =3D "sophgo,sg2042-msi" }, + {} +}; + +static struct platform_driver sg2042_msi_driver =3D { + .driver =3D { + .name =3D "sg2042-msi", + .of_match_table =3D sg2042_msi_of_match, + }, + .probe =3D sg2042_msi_probe, +}; +builtin_platform_driver(sg2042_msi_driver); --=20 2.34.1