From nobody Fri Apr 3 19:05:53 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DF9A531F994 for ; Mon, 23 Mar 2026 19:01:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774292513; cv=none; b=khe1F2j454uw8FWVZ3NjoS/UkoqvioBybxMvCZN0McqlriEOWu3ICI13hok3G1H0lXWHcRJEwbg1yvWW/78/O/b/IbamjZQHEjpPqzcXgCGrj1IQjH9KafnBO/eLn7MD+YPY8r7iAKfV5XwW0qilkB1Lfd9vTbPFC9cG10qddXg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774292513; c=relaxed/simple; bh=78h6zo0OmGYwoE9jXpMgQ5eL1Q+6zRrrpxk2B2OYgvs=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=ZAQN1C7CsbniCJioFxLEJGAsVNA2SHAVi5wWMfahJ9eg7MjoDMOjVsQ7enzs2NHzm85cA+Gsz+5JNiOWg3/npi03J2XEu/p4LhtVgghcitXJdo8QW6qPpQPuDFr8NwCOuQcU6QwV7AZ/IH0sYGJCa6UCy57Ctz3AcBNGpv+aGAY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=fV+Y5bfb; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="fV+Y5bfb" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-486ff201041so26039235e9.1 for ; Mon, 23 Mar 2026 12:01:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1774292510; x=1774897310; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=YC5M6Gei+tjtXgncpnAEt2N0RrhP9pRpNjEcwCa4CLI=; b=fV+Y5bfblPjFkJ961WGi0rUyIyBKwC4HabC7T8ODnCTisgWLZKLfIEcuhxk9PP2iD4 E0Nbm1ZHzp0x2k4iTapeaSq1EBriOO3szTVBDTVUR6VGWR9MSBnz6717zcg6JkaT4frF Qrr7/r59jZyiVtT4bwlzMtkGGy7LuA/hcvvLJw6WbcZ18x3H6Xi9ZILPb85HBoo24VCb NC2M1Ms3INzq7HOyWWWN0CwrnjwpmYFwY5ZIyZbP7TmrjGSaM6BhXa+IW+ZQ//Ib/ND9 HO0FjoZqRaFPDGnNXljzh879UgJQAHKLTq/kMR2ert05tD1AT1w0GCrGioMb9/CNVlye aFTQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774292510; x=1774897310; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YC5M6Gei+tjtXgncpnAEt2N0RrhP9pRpNjEcwCa4CLI=; b=ZtaSt9nVf1hP6ItPcNPFmH1r88XQ0rcnS4DnoVnOXqrEmBddokZdDpb52ugeSvtWj6 dC/knoPMAwZGi9Cp6o6h5dpPWwIhvV9nw5HqsDS6sBAlhkKGCZ2unJDZe5FJSWHkOEGu 3bA7NOoLYRLu8wpdX4ylql3B/NRPFIwKgjwCTr0nJzf7oBYzK27q0A9H3kXk95KJeSro +HdPGWl+RarEOZ13NLYp3gg3rjlUADXtG9pB9HIkRX1E6GChjjdgTKfQU1UNKBnAMHWE L8e1upCulPrl32qEhHBmFKvwkLmUQJDaIFL5hOn181NvMhNhyvTi9cnM2YjWfhzBCs7j 88yw== X-Forwarded-Encrypted: i=1; AJvYcCVI4eCdbA8JFRnqc3a/GvFcK6Y/pSUaNzRP7GHozIAtEuYIGhyja7g/9ztcSCf5TfDTONrgKCaWEJksgWc=@vger.kernel.org X-Gm-Message-State: AOJu0YywrJrkY1+6pxg0OQZUCDRVTYXXg/5GSNq7V0oExmLe2YU1Q02C CDsvJh/pXdFE1ajthuBF9BhNsDW1Odke2ybixrgMkSCJkTSNFDvHNlZ0NBICIiEXDXM= X-Gm-Gg: ATEYQzxhMx3BSb0E1ZKqjIciHofL5DAb+j9BSGgQid5W+pwBT8HltJYReZb2oii9hiS osbVLQllNI9gZK24eedKE/FNJgQzC7Ay7C0obdS/apkjk+j1jfNKImiYN9hJfkfYTSqb3i1+Rsm OiFBJKFDy/LTCmutvnH4Os4zJanztgzElCbzJ9zcZos7hRB1MdIcPNIhiN1AvOXAQOebncpijfh /9Wy8YoT+U97344+6H4uXAAERSXiPPtujzhjzXVfbMTMMG1TEVYgqpynBBapHtlLoep8J3rx66I yb1axEcIapJbGi0D88Rbx+YxE7e8EEKB4mgjnSaZUfgCXfHYizL1nJi5mazn69dNLp+dJ9uyuZd S1P2wn5olCs6HqkLD2s1PYKSAiVrtk1GQnndEN8supBkgzze60ExGyfDaIWR10KkPuO0IPncYq6 LaBIKfJHxnIu8sl36OMCQjegACpRDP X-Received: by 2002:a05:6000:2486:b0:43b:4951:6479 with SMTP id ffacd0b85a97d-43b642800a7mr20717468f8f.37.1774292510222; Mon, 23 Mar 2026 12:01:50 -0700 (PDT) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644bdaf8sm36940550f8f.13.2026.03.23.12.01.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Mar 2026 12:01:49 -0700 (PDT) Date: Mon, 23 Mar 2026 22:01:47 +0300 From: Dan Carpenter To: Linus Walleij , AKASHI Takahiro Cc: Bartosz Golaszewski , linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , arm-scmi@vger.kernel.org, Vincent Guittot , Khaled Ali Ahmed , Michal Simek Subject: [PATCH v6 7/7] gpio: gpio-by-pinctrl: add pinctrl based generic GPIO driver Message-ID: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: AKASHI Takahiro The ARM SCMI pinctrl protocol allows GPIO access. Instead of creating a new SCMI GPIO driver, this driver is a generic GPIO driver that uses standard pinctrl interfaces. Signed-off-by: AKASHI Takahiro Signed-off-by: Dan Carpenter Reviewed-by: Linus Walleij Acked-by: Bartosz Golaszewski Reviewed-by: Andy Shevchenko --- v6: Use pinconf_to_config_packed() instead of PIN_CONF_PACKED() v5: Clean up based on Andy's feedback: Update Kconfig entry Update Copyright date Fix includes Get rid of unused private data Simplify pin_control_gpio_get_direction() v4: Add r-b tags v3: Forward port and update --- drivers/gpio/Kconfig | 13 +++++ drivers/gpio/Makefile | 1 + drivers/gpio/gpio-by-pinctrl.c | 101 +++++++++++++++++++++++++++++++++ 3 files changed, 115 insertions(+) create mode 100644 drivers/gpio/gpio-by-pinctrl.c diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig index b45fb799e36c..c631ecb01e07 100644 --- a/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig @@ -246,6 +246,19 @@ config GPIO_BRCMSTB help Say yes here to enable GPIO support for Broadcom STB (BCM7XXX) SoCs. =20 +config GPIO_BY_PINCTRL + tristate "GPIO support based on a pure pin control backend" + depends on GPIOLIB + help + Support for generic GPIO handling based on top of pin control. + Traditionally, firmware creates a GPIO interface or a pin + controller interface and we have a driver to support it. But + in SCMI, the pin control interface is generic and we can + create a simple GPIO device based on the pin control interface + without doing anything custom. + + This driver used to do GPIO over the ARM SCMI protocol. + config GPIO_CADENCE tristate "Cadence GPIO support" depends on OF_GPIO diff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile index c05f7d795c43..20d4a57afdaa 100644 --- a/drivers/gpio/Makefile +++ b/drivers/gpio/Makefile @@ -51,6 +51,7 @@ obj-$(CONFIG_GPIO_BD9571MWV) +=3D gpio-bd9571mwv.o obj-$(CONFIG_GPIO_BLZP1600) +=3D gpio-blzp1600.o obj-$(CONFIG_GPIO_BRCMSTB) +=3D gpio-brcmstb.o obj-$(CONFIG_GPIO_BT8XX) +=3D gpio-bt8xx.o +obj-$(CONFIG_GPIO_BY_PINCTRL) +=3D gpio-by-pinctrl.o obj-$(CONFIG_GPIO_CADENCE) +=3D gpio-cadence.o obj-$(CONFIG_GPIO_CGBC) +=3D gpio-cgbc.o obj-$(CONFIG_GPIO_CLPS711X) +=3D gpio-clps711x.o diff --git a/drivers/gpio/gpio-by-pinctrl.c b/drivers/gpio/gpio-by-pinctrl.c new file mode 100644 index 000000000000..ddfdc479d38a --- /dev/null +++ b/drivers/gpio/gpio-by-pinctrl.c @@ -0,0 +1,101 @@ +// SPDX-License-Identifier: GPL-2.0 +// +// Copyright (C) 2026 Linaro Inc. +// Author: AKASHI takahiro + +#include +#include +#include +#include +#include +#include +#include + +#include "gpiolib.h" + +static int pin_control_gpio_get_direction(struct gpio_chip *gc, unsigned i= nt offset) +{ + unsigned long config; + int ret; + + config =3D PIN_CONFIG_OUTPUT_ENABLE; + ret =3D pinctrl_gpio_get_config(gc, offset, &config); + if (ret) + return ret; + if (config) + return GPIO_LINE_DIRECTION_OUT; + + return GPIO_LINE_DIRECTION_IN; +} + +static int pin_control_gpio_direction_output(struct gpio_chip *chip, + unsigned int offset, int val) +{ + return pinctrl_gpio_direction_output(chip, offset); +} + +static int pin_control_gpio_get(struct gpio_chip *chip, unsigned int offse= t) +{ + unsigned long config; + int ret; + + config =3D PIN_CONFIG_LEVEL; + ret =3D pinctrl_gpio_get_config(chip, offset, &config); + if (ret) + return ret; + + return !!config; +} + +static int pin_control_gpio_set(struct gpio_chip *chip, unsigned int offse= t, + int val) +{ + unsigned long config; + + config =3D pinconf_to_config_packed(PIN_CONFIG_LEVEL, val); + return pinctrl_gpio_set_config(chip, offset, config); +} + +static int pin_control_gpio_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct gpio_chip *chip; + + chip =3D devm_kzalloc(dev, sizeof(*chip), GFP_KERNEL); + if (!chip) + return -ENOMEM; + + chip->label =3D dev_name(dev); + chip->parent =3D dev; + chip->base =3D -1; + + chip->request =3D gpiochip_generic_request; + chip->free =3D gpiochip_generic_free; + chip->get_direction =3D pin_control_gpio_get_direction; + chip->direction_input =3D pinctrl_gpio_direction_input; + chip->direction_output =3D pin_control_gpio_direction_output; + chip->get =3D pin_control_gpio_get; + chip->set =3D pin_control_gpio_set; + chip->set_config =3D gpiochip_generic_config; + + return devm_gpiochip_add_data(dev, chip, NULL); +} + +static const struct of_device_id pin_control_gpio_match[] =3D { + { .compatible =3D "scmi-pinctrl-gpio" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, pin_control_gpio_match); + +static struct platform_driver pin_control_gpio_driver =3D { + .probe =3D pin_control_gpio_probe, + .driver =3D { + .name =3D "pin-control-gpio", + .of_match_table =3D pin_control_gpio_match, + }, +}; +module_platform_driver(pin_control_gpio_driver); + +MODULE_AUTHOR("AKASHI Takahiro "); +MODULE_DESCRIPTION("Pinctrl based GPIO driver"); +MODULE_LICENSE("GPL"); --=20 2.53.0