From nobody Fri Oct 3 19:11:42 2025 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F47136C087 for ; Tue, 26 Aug 2025 16:38:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756226302; cv=none; b=Xp9XucKYWk43Wfz1Zwqsf5PHY4BlmQiNkHVMss0Hxt3Yxg+3I03YiipEILpIRy5EfJKTjVBAmDkEXnfTwYUCuI8ytv4IChOxjLcGVwGZPdYG6SQqKmUDsxQdrc+MMEvO+CEIjY28TUpu+d6Ucigca60Gf/2lz4LqxPQzRvpGmLo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756226302; c=relaxed/simple; bh=809NI1CN0NNuV9uuoAaLx43aJ5mdVRKJJ2h/czEopkE=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=BQeMA70u8MuNfeueVrzWRVmhy/+zw2jqrzGtUS4eMVMVh0Yo3fdhsGeT3cGp8EPPuvEwujScD/T8qUV4ug3BlGdvRCSBFbrp1vfAJyFYDjswM/TWVj7tUVEbVG/LYpzE39e504s1jc3YvKK88/6qR2uvRaNZ5HYhZ3WcrsDSBSs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=JInviKDf; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="JInviKDf" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-45b6b5ccad6so595255e9.2 for ; Tue, 26 Aug 2025 09:38:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1756226299; x=1756831099; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=gd5/9IeQ4uKOEKZif/xbCKEyzAUuhNyeB7aYV5jW8jw=; b=JInviKDfwUhUh2NhWaStd6vyiYori4QfVywMHWF127KH1kP7fUqV96wrDNFMTDtnmL eV+XsXbYTsr27jbmBZnrY32HIa2gFluVvfZJiLjWt/xkpMELW/M0rErp55H1PDlGYgHl O+vdOWgKgRfywe9N26nMTznAGHmUEcKuCnWjNdpWz6couBISl4zJ+GAQVxplWuHq4xtw v667X1Bm7Nf7PqbfR4CK84Ot/fYvAnZqkSkCQx3WZVr1Ob/yWQUFfqzSfsfJOM6QbWyV kXb2jxpctmIH3IcmG1qLLubdVyQIKpZu+90Y+a2g2T9Gq10yfWulfAY7ka1B/LGii7iQ zyAw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756226299; x=1756831099; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=gd5/9IeQ4uKOEKZif/xbCKEyzAUuhNyeB7aYV5jW8jw=; b=ZKwdp1hKwnO9o3vLhYPHOwRmOlEDg2ZGDrG+uB5wp2Fl95PIE55T2z/LkQp1CxE1aC 3zuI7v2KsBdqnDonANjfYRS5wA97+HEg9rRZQWIo+GIaEL9sIaHs8aRb3gP4NUgA7gx0 lhEDnLzbAIdgOR436gRqOxbL7C7xm8FTAQqvGtr+H2zBOVmhadCaLkuWt8W1feJVD+lP mETEOMh90xKRwsETyqGhQmzn9fq2OSerE9IBbHaK01x0rIt8EBi50tFqu1SZttexFAn3 zF+YIJCjv3KJ8UlwzZafdee7NJjtPmZPLb//nnqLXIjmk4/eCCAGq9iU7MwPhoM8nP9I qxVw== X-Forwarded-Encrypted: i=1; AJvYcCXC/8Fy7LDfFHrm/1BbrmqHZuKlo0U9cNDH2qXtm2BBh75Qs//ihRgCrQKCCgV8BBW25QrdVm/4/nsp8xY=@vger.kernel.org X-Gm-Message-State: AOJu0YzEUe2sto+o4h1hutETxr++Or2Vl748rCFZNlHvTbvZUdojfgrT z4zV2XnfHleRfPcfotrl13NMnurDTwZymuJd9ireA/AEt/pdtbG4mwxBOohrdhv94GQ= X-Gm-Gg: ASbGncvKJ7HkJo/WmRRvDrvVOqkpNNSUfjtbhqXd/OQGu963lDrTG0jNCPOAHMpTd2A 6Oyjzbnvl7rVpUzqcauW5SPiUQCxwgkVS6WEsQfy6pSnWCnL1vF2qDBFUjVC9fpDMAt4PJNOTnI 6TeqdVIO36LTHsdBaLBNrFoCdnY/N3xoNa5W09UQmez9R5pnanbnwyNbAHrUuMkeFHvIIyn5EvC sM21PzMb0kOkeVy5uw1rMZV66w5Tli9xlvvjJ0wb4vuRHZFG7HGhhSvHgKcdra+8lYz7SPpiMDn BX96sRXAtK1CcFEnYuswLIhQa8sCbbjNPHlDHI/StN7lFpqdtLGpGkTPhO4EQAMqbUHpj6rpQa0 cOv5EP6iaAW4TbkQGeqoBSOGFXoM= X-Google-Smtp-Source: AGHT+IEfMOhKNGsk41+Pcjyd5bE18lIO9+Ehqp0eXFZ34jr9cFr/SUU8ndr/Fb7qeTETY3P4lllXjQ== X-Received: by 2002:a05:600c:1c13:b0:459:d709:e5d4 with SMTP id 5b1f17b1804b1-45b6baf1aadmr1321925e9.0.1756226298932; Tue, 26 Aug 2025 09:38:18 -0700 (PDT) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with UTF8SMTPSA id 5b1f17b1804b1-45b6c53e210sm34705e9.20.2025.08.26.09.38.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 26 Aug 2025 09:38:18 -0700 (PDT) Date: Tue, 26 Aug 2025 19:38:15 +0300 From: Dan Carpenter To: Chester Lin Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org Subject: [PATCH V2 3/3] arm64: dts: s32g: Add device tree information for the OCOTP driver Message-ID: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the device tree information for the S32G On Chip One-Time Programmable Controller (OCOTP) chip. Signed-off-by: Dan Carpenter --- v2: change "ocotp: ocotp@400a4000 {" to "ocotp: nvmem@400a4000 {" arch/arm64/boot/dts/freescale/s32g2.dtsi | 7 +++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 7 +++++++ 2 files changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 6a7cc7b33754..e8cfddabfc24 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -701,5 +701,12 @@ gic: interrupt-controller@50800000 { interrupt-controller; #interrupt-cells =3D <3>; }; + + ocotp: nvmem@400a4000 { + compatible =3D "nxp,s32g2-ocotp"; + reg =3D <0x400a4000 0x400>; + #address-cells =3D <1>; + #size-cells =3D <1>; + }; }; }; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts= /freescale/s32g3.dtsi index 61ee08f0cfdc..8fe1fa35e9ac 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -765,6 +765,13 @@ gic: interrupt-controller@50800000 { <0x50420000 0x2000>; interrupts =3D ; }; + + ocotp: nvmem@400a4000 { + compatible =3D "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; + reg =3D <0x400a4000 0x400>; + #address-cells =3D <1>; + #size-cells =3D <1>; + }; }; =20 timer { --=20 2.47.2