From nobody Mon Feb 9 20:36:29 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A35AF338592 for ; Thu, 29 Jan 2026 10:16:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769681816; cv=none; b=uy+61vvE0ffIy4dOKuqftc+Gv77vKly89dWHP1hQaaXji/mWkuPt7vnH9O36FKB74rHYvKOxVgZVq+4o8mRLUIycg+6Pe9Uu5FM6FI7eB6LyC2gjtaGAna6GDGPHlUhtp+uAZ+hHzKfmWiWhz4fyoXYhEl/SwOxzaf3VoL+OJ54= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769681816; c=relaxed/simple; bh=xzApL+tOXmpVuGXhCiWBafOpCmGl0cWaKQ4hIdAkSwE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PR2Z3KSRLvmphFsJHJbozVdF4dpyp2Ix4gMlOHua9CBWf1UHjDyoKLBrFJmsbalZW8QceMPGL7ouMcmgYDxVhEYdM0GEbrNNyqmWGMU1Y41Q/p8w33Zftwm3YdmJ8WnBH9jfDoqxAIftULPWG82mwOl5IEpQjcjF6PraHymqnSQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=aJOJyoxs; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="aJOJyoxs" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-48069a48629so8241455e9.0 for ; Thu, 29 Jan 2026 02:16:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769681812; x=1770286612; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rLDqQlTrMND5cjb5pp+RmbUOuIdXjH56f5dfNu8LRdI=; b=aJOJyoxsaumfNQoYOMDimO87mdcv49z5hJjABdfv+Uq++8aGawjJM7Z9INklypRG3E Os+66IadrlTDCMWRX9m332TLqlLjSmJqmkcXMru1fNwxVWgVTvVvwnOvRHXhyUGpZRDY daGsw6qxp6WgJ8oKzqNDEmfg4DplNg9wuEAqBtaw/ja7DczomxICzY3EkSDnJJ0gJoYB GwBwG/xswV4xFobd92ED2WtxFcNTgsxnfwLJb2WVtiYpWpoOf3TxPObbdn8AddnOxlJ3 Z3Atpskm/BNALCPg+2bBnbfkKFvhCmF0cBk6b8DVs5jmLWob3jTkC0kfKq7nLroN1tag XawQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769681812; x=1770286612; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=rLDqQlTrMND5cjb5pp+RmbUOuIdXjH56f5dfNu8LRdI=; b=hSJkq6sAwNqwf0LSFQ0nucIlIKE0Nrea46dKmd9uHZQaJ36uFhsn0HzI22n9zlhR20 O1+2HEOJOEgHi0+pKL5IylicV6BJtXYwsfY3aVsblpa2k8K7bMTXo0oX/SzF19sJu5jj IHd6MQ5aTMurkDfodXkuEAbTb2iqgFB3KO+pOM1Ll1M694KQLEcEMfdbw4njt7G/hYxk uygLX/2wuJUK9AaljBw1c2G6Lw/LdnyzP7SMBg4aM9Eoku9F2k+zvK+mqg8osuRalLdS +qkmo2p2LNC9CZ7LHmJwUvjYGp2Ugka5ty5IM4k4ze8cxFktw9CI/U9eUL/vv/ExSOp0 ek7Q== X-Forwarded-Encrypted: i=1; AJvYcCV5P9lv240x5X+DT66hRvK6atB3rLp9ro9j0paDTAIlVd+XaDkoQYd5ciDFGsFLzKwJPx37brdZSBCO0Mw=@vger.kernel.org X-Gm-Message-State: AOJu0YxtZRaz37QnPyoS0wMDEzU5+s/4/AocU9BxXfN8OnceuDVOwz0C 9dfxWsU2r+sCjbqtah0A4dmpis8zMnO6lfYM7o9wqUSH9Oaq0onGBsWj X-Gm-Gg: AZuq6aLkcsEuSXvK/gMgbNOG3ip32X3Wk1UtAqwu48CcWNvRu4yvy1IeBYKXmxKP6ls gTcW70SLjQ272foEMITZ8xEov+uXCSWNfF2Xz87QTCHHjUzAyZ+bQHeljbXk4ktKpxh25vOkq4w E+8FCsXNFPoo/6AKik/yEvrxxru2qRadjcZjrPGAeDFkWmOI5fFU8ZXUNx5QF+da+IDnssJVeUg I8TURLqx02C7Ay7WwocQot03hlMXOR5CorOdCxZDBwakkdCdEFVna9YY2x5kTsVmS+TxCNTa0WM ZWw3dfEP7qkjbZ+QuNBx0iu64pNliGO9mdFF1HXEZ9lXEvFZBO15nE/2vlvVvAx2sr4mpF/Pnkw pQ34Sz2kqPmsbkuwssuXpb+Fy4MnZ9gxLJCnDx8yW0W4GutxLCQt1TPWQ5CWnSHWTUlySMmjiUH k8H0Xb2ASBtvtowo0q+lYUZQFnB8g= X-Received: by 2002:a05:600c:458a:b0:46f:c55a:5a8d with SMTP id 5b1f17b1804b1-48069c0fdafmr92534445e9.4.1769681812375; Thu, 29 Jan 2026 02:16:52 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:5792:2065:403:a80b]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48066be77b5sm178642065e9.2.2026.01.29.02.16.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Jan 2026 02:16:52 -0800 (PST) From: Biju X-Google-Original-From: Biju To: biju.das.au@gmail.com Cc: linux-renesas-soc@vger.kernel.org, biju.das.jz@bp.renesas.com, Geert Uytterhoeven , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm , Michael Turquette , Stephen Boyd , Lad Prabhakar , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH RESEND 3/9] clk: renesas: r9a08g046: Add GPIO clocks/resets Date: Thu, 29 Jan 2026 10:16:38 +0000 Message-ID: X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add GPIO clock and reset entries. Signed-off-by: Biju Das --- drivers/clk/renesas/r9a08g046-cpg.c | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/drivers/clk/renesas/r9a08g046-cpg.c b/drivers/clk/renesas/r9a0= 8g046-cpg.c index e74bab2df29a..4d1b9c8c524f 100644 --- a/drivers/clk/renesas/r9a08g046-cpg.c +++ b/drivers/clk/renesas/r9a08g046-cpg.c @@ -174,6 +174,7 @@ static const struct cpg_core_clk r9a08g046_core_clks[] = __initconst =3D { DEF_FIXED("ETHRM1", R9A08G046_CLK_ETHRM1, CLK_ETH1_RM, 1, 1), DEF_FIXED("ETHTX12", R9A08G046_CLK_ETHTX12, CLK_SEL_ETH1_TX, 1, 1), DEF_FIXED("ETHRX12", R9A08G046_CLK_ETHRX12, CLK_SEL_ETH1_RX, 1, 1), + DEF_FIXED("OSCCLK", R9A08G046_OSCCLK, CLK_EXTAL, 1, 1), }; =20 static const struct rzg2l_mod_clk r9a08g046_mod_clks[] =3D { @@ -221,6 +222,8 @@ static const struct rzg2l_mod_clk r9a08g046_mod_clks[] = =3D { MSTOP(BUS_PERI_COM, BIT(3))), DEF_MOD("scif0_clk_pck", R9A08G046_SCIF0_CLK_PCK, R9A08G046_CLK_P0, 0x584= , 0, MSTOP(BUS_MCPU2, BIT(1))), + DEF_MOD("gpio_hclk", R9A08G046_GPIO_HCLK, R9A08G046_OSCCLK, 0x598, 0, + MSTOP(BUS_PERI_CPU, BIT(6))), }; =20 static const struct rzg2l_reset r9a08g046_resets[] =3D { @@ -232,6 +235,9 @@ static const struct rzg2l_reset r9a08g046_resets[] =3D { DEF_RST(R9A08G046_ETH0_ARESET_N, 0x87c, 0), DEF_RST(R9A08G046_ETH1_ARESET_N, 0x87c, 1), DEF_RST(R9A08G046_SCIF0_RST_SYSTEM_N, 0x884, 0), + DEF_RST(R9A08G046_GPIO_RSTN, 0x898, 0), + DEF_RST(R9A08G046_GPIO_PORT_RESETN, 0x898, 1), + DEF_RST(R9A08G046_GPIO_SPARE_RESETN, 0x898, 2), }; =20 static const unsigned int r9a08g046_crit_mod_clks[] __initconst =3D { --=20 2.43.0