From nobody Tue Apr 7 01:03:24 2026 Received: from mail-ed1-f41.google.com (mail-ed1-f41.google.com [209.85.208.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2E86E3EBF26 for ; Tue, 17 Mar 2026 14:41:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773758469; cv=none; b=f8V1gJefXX8T0uyxKFFI12rzXqhF+mgwMDcc9xe2DW9jW0Ik6vSHd3jQ9/DpsakHYG+V+jkA6fdZgsXiupTgki7wV5IVsHnJN4NJJ1yWiwRM/BM7U4DU7KRBT8hzlAC/ZTQsqK+bqkSOWpF6BUVemecVN4NQhjUz4gI8nlVvwyA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773758469; c=relaxed/simple; bh=i9Ayqo355UdyuhP914T/ztwqiF56+xsVE0G7YXUVSLM=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=VFpTbZzIYi9AeoI/fwKIc1ZUu9QEJjAZznzV+aE7DxVfKf8g+POSCuTPGCqp9OBL0wHD51gU2AhrnECCoaWeXx8mv9nhmEmCM/uxYi6b4oEE5QpaVCD5yayol8sYEFWdJ2DcF4kfT5qS21qN2oMUyH8dE/8wISzJtPjb9MDc+d8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=yYmIqpZS; arc=none smtp.client-ip=209.85.208.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="yYmIqpZS" Received: by mail-ed1-f41.google.com with SMTP id 4fb4d7f45d1cf-666ee394529so2227056a12.1 for ; Tue, 17 Mar 2026 07:41:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1773758465; x=1774363265; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=Pkm9Eij4ujkDM8tLP/o4Q7PXNVlD809Spia5hvG8Py4=; b=yYmIqpZSjYLTVzK1fcim+t+pKwkyclTSIi0WomaE+iR5CBW3qvhxRAuot00RN8osyV Y7XYoCYfyVeZ2bcbTw3VO0ClzS9/KFG0uTdKkXFEPtwHdoz8ZWUFjYWO3sAsug+YnFr1 tFKvsKlBN6HNmvtVgjJj+uVrfBj6c/YorbkQ7Wpwkr5XWokYcl1iKVJxsJ9EK+9P7c3q 2gcsoIxFo4cU1cQHawhJyVS/sTEyOsH0tLbWeTd6hv+4/oKkd3pqC+yv7w5UnTjahZZp sIK3NKF1UaywTi9ggFwjzcYQGd3HbBhUbjIYc2j/xMNCPSwncyCEfTrBIo8yx/3lJcqL 19RQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773758465; x=1774363265; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Pkm9Eij4ujkDM8tLP/o4Q7PXNVlD809Spia5hvG8Py4=; b=nBq+tRFJz5HAT6/l2R8sVl97430nGGv2g3qKdcEq9FO8F22O0qmcBNoZ0H6alkQn/i S37b2gYRH1MPxh/VM0udv8dFVfA3Y9ZL+WRdSaDXCCzL6tuhzfrAfMNyoppZLdkYffng 3fJhp5C5ZicmwzAqHno6D8kWjHHuVaQjo+2LEviHTSwOm2Fb0yPwjeKgg7kIFpc/0aip e+qmH1x67U6VVTg+sFzdA6GkGpnkRZPCjPBwvJfz3mB8neX96dKvKBBd9GOLJa5Ru8Ts 4UQhSJ3mq3XqeZBllcqBBG5/r2hoNYlbOZpbSSFaitIEvJwwenuiS4s9CF2SbWXLrOko z06g== X-Forwarded-Encrypted: i=1; AJvYcCV4nkIOk/6uK8Jtf8QE1BFDNTQ8DqtkVSH3+rU6yulYmcN5C6eFKWshQ/r1PohW4VHE/aMVj3Ec7ULJWuU=@vger.kernel.org X-Gm-Message-State: AOJu0YwZhhffEhxLIJoOBvGtpBN30DoRw8uWUTzMJBPLcFw2iv5DH1sR /oTvcbPQ2bCaYKyS9AZ9DZcgoBbhXs6bMNMy/jM5WHpAaOumNd3dYQvLCBNcxMmyWCD2k3u+670 ZPJ4W X-Gm-Gg: ATEYQzzuK3t+PW45B11iiPC+Gq+ngjNqrYhXUi0cP6ZLG7JVYqsSAoHIvTkVo0JcI+J DC3TIELH2CVyTlHnF+DlG/dBDxc5Umob6joqa+Bg+uFtPIUqhksjflh0zNexL77SBQr47SdUpxX 2Pbm4yPSLa71W8Fgj14UfMcGItOK+Qv0PyZ/cQm6uphXZf+YSl+OenJe1MMpUiqDXsLPqwLlsVN p5BKO8oq330DYkqeMfwUQoqUm5JkJ60Q/P3BbtV7eQqGSU2s8hk7iUHKz1UvmklbuAqYBB1RTcT sBT04OaYWWofIu2uWC9VIG8hdDd+UWm9FQai796mZyacmVfjhXoUHt1WgF/0Ats3+6DkCU6h0HN oSitbhrZ4WEJhyM+MmrpkshtUHFFtPOUHkJo9fvyqRixrA3ufMJ+mZvAmlTzjdF1ebAQzBnPds+ sMNDbJPk/scFsbuqQadt3v+s4IZcma X-Received: by 2002:a05:6402:26c6:b0:666:d8bb:8607 with SMTP id 4fb4d7f45d1cf-666d8bb88bdmr3698291a12.0.1773758465367; Tue, 17 Mar 2026 07:41:05 -0700 (PDT) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-6634fdb6421sm6834806a12.8.2026.03.17.07.41.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 07:41:05 -0700 (PDT) Date: Tue, 17 Mar 2026 17:41:02 +0300 From: Dan Carpenter To: Linus Walleij , AKASHI Takahiro Cc: Bartosz Golaszewski , linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , arm-scmi@vger.kernel.org, Vincent Guittot , Khaled Ali Ahmed , Michal Simek Subject: [PATCH v4 7/7] gpio: add pinctrl based generic gpio driver Message-ID: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: AKASHI Takahiro The ARM SCMI pinctrl protocol allows GPIO access. Instead of creating a new SCMI gpio driver, this driver is a generic GPIO driver that uses standard pinctrl interfaces. Signed-off-by: AKASHI Takahiro Signed-off-by: Dan Carpenter Reviewed-by: Linus Walleij Acked-by: Bartosz Golaszewski --- drivers/gpio/Kconfig | 7 ++ drivers/gpio/Makefile | 1 + drivers/gpio/gpio-by-pinctrl.c | 124 +++++++++++++++++++++++++++++++++ 3 files changed, 132 insertions(+) create mode 100644 drivers/gpio/gpio-by-pinctrl.c diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig index b45fb799e36c..4c8d2589c412 100644 --- a/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig @@ -246,6 +246,13 @@ config GPIO_BRCMSTB help Say yes here to enable GPIO support for Broadcom STB (BCM7XXX) SoCs. =20 +config GPIO_BY_PINCTRL + tristate "GPIO support based on a pure pin control backend" + depends on GPIOLIB + help + Select this option to support GPIO devices based solely on pin + control. This is used to do GPIO over the ARM SCMI protocol. + config GPIO_CADENCE tristate "Cadence GPIO support" depends on OF_GPIO diff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile index c05f7d795c43..20d4a57afdaa 100644 --- a/drivers/gpio/Makefile +++ b/drivers/gpio/Makefile @@ -51,6 +51,7 @@ obj-$(CONFIG_GPIO_BD9571MWV) +=3D gpio-bd9571mwv.o obj-$(CONFIG_GPIO_BLZP1600) +=3D gpio-blzp1600.o obj-$(CONFIG_GPIO_BRCMSTB) +=3D gpio-brcmstb.o obj-$(CONFIG_GPIO_BT8XX) +=3D gpio-bt8xx.o +obj-$(CONFIG_GPIO_BY_PINCTRL) +=3D gpio-by-pinctrl.o obj-$(CONFIG_GPIO_CADENCE) +=3D gpio-cadence.o obj-$(CONFIG_GPIO_CGBC) +=3D gpio-cgbc.o obj-$(CONFIG_GPIO_CLPS711X) +=3D gpio-clps711x.o diff --git a/drivers/gpio/gpio-by-pinctrl.c b/drivers/gpio/gpio-by-pinctrl.c new file mode 100644 index 000000000000..51d99723d3ca --- /dev/null +++ b/drivers/gpio/gpio-by-pinctrl.c @@ -0,0 +1,124 @@ +// SPDX-License-Identifier: GPL-2.0 +// +// Copyright (C) 2023 Linaro Inc. +// Author: AKASHI takahiro + +#include +#include +#include +#include +#include +#include +#include "gpiolib.h" + +struct pin_control_gpio_priv { + struct gpio_chip chip; +}; + +static int pin_control_gpio_get_direction(struct gpio_chip *gc, unsigned i= nt offset) +{ + unsigned long config; + bool in, out; + int ret; + + config =3D PIN_CONFIG_INPUT_ENABLE; + ret =3D pinctrl_gpio_get_config(gc, offset, &config); + if (ret) + return ret; + in =3D config; + + config =3D PIN_CONFIG_OUTPUT_ENABLE; + ret =3D pinctrl_gpio_get_config(gc, offset, &config); + if (ret) + return ret; + out =3D config; + + /* Consistency check - in theory both can be enabled! */ + if (in && !out) + return GPIO_LINE_DIRECTION_IN; + if (!in && out) + return GPIO_LINE_DIRECTION_OUT; + + return -EINVAL; +} + +static int pin_control_gpio_direction_output(struct gpio_chip *chip, + unsigned int offset, int val) +{ + return pinctrl_gpio_direction_output(chip, offset); +} + +static int pin_control_gpio_get(struct gpio_chip *chip, unsigned int offse= t) +{ + unsigned long config; + int ret; + + config =3D PIN_CONFIG_LEVEL; + ret =3D pinctrl_gpio_get_config(chip, offset, &config); + if (ret) + return ret; + + return !!config; +} + +static int pin_control_gpio_set(struct gpio_chip *chip, unsigned int offse= t, + int val) +{ + unsigned long config; + + config =3D PIN_CONF_PACKED(PIN_CONFIG_LEVEL, val); + return pinctrl_gpio_set_config(chip, offset, config); +} + +static int pin_control_gpio_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct pin_control_gpio_priv *priv; + struct gpio_chip *chip; + int ret; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + chip =3D &priv->chip; + chip->label =3D dev_name(dev); + chip->parent =3D dev; + chip->base =3D -1; + + chip->request =3D gpiochip_generic_request; + chip->free =3D gpiochip_generic_free; + chip->get_direction =3D pin_control_gpio_get_direction; + chip->direction_input =3D pinctrl_gpio_direction_input; + chip->direction_output =3D pin_control_gpio_direction_output; + chip->get =3D pin_control_gpio_get; + chip->set =3D pin_control_gpio_set; + chip->set_config =3D gpiochip_generic_config; + + ret =3D devm_gpiochip_add_data(dev, chip, priv); + if (ret) + return ret; + + platform_set_drvdata(pdev, priv); + + return 0; +} + +static const struct of_device_id pin_control_gpio_match[] =3D { + { .compatible =3D "scmi-pinctrl-gpio" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, pin_control_gpio_match); + +static struct platform_driver pin_control_gpio_driver =3D { + .probe =3D pin_control_gpio_probe, + .driver =3D { + .name =3D "pin-control-gpio", + .of_match_table =3D pin_control_gpio_match, + }, +}; +module_platform_driver(pin_control_gpio_driver); + +MODULE_AUTHOR("AKASHI Takahiro "); +MODULE_DESCRIPTION("Pinctrl based GPIO driver"); +MODULE_LICENSE("GPL"); --=20 2.51.0