From nobody Fri Sep 25 21:40:17 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A9BF55505F3 for ; Tue, 8 Sep 2026 13:05:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788872752; cv=none; b=nJxWSyLAkbmhlDZSyjiCSr1/zKgJP53Jz/mFObdSQhDuQC4FOo4K27pz/31xF8q9f53MEJvUIQbVXNQUGHq9a8Bct+3Q9FS97Xxe/8wKLxwPOmv+pSi1RM5nUroH5pRh9WHTimR+P0X2OJAbYWhjBL7lmbem6A4MoqZQdlDHxnY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788872752; c=relaxed/simple; bh=Go39NKKMwkuXXP/SejpjyZo/TgbX2bfpHuiP0B8nCjc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mXhKRv14UWVYOZgxiyRt7a09Dar2LHYqKgZfQVHVWXC+oaHWDu5DskssOt1BVeKqsBERPeNuXwcWN8jwQdtRvFgrQV6t1CVEePCW+Udws3PM/yGAIf1RLoaUevIq9q5qcD9mdk/CNiY7lK5m29lfWDGwPrDmHpHtyiSxTxEM+2w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=NrC+l5QQ; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="NrC+l5QQ" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-49ccfae359fso40713775e9.3 for ; Tue, 08 Sep 2026 06:05:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1788872745; x=1789477545; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=piB6olxsDjTKBBKWtT/80MoIuyo/txOuxpczb55KJIY=; b=NrC+l5QQzZzDbvV6/pkfTnXgMK0XcSkJnoytyNbe7501PmrJanyoeAjdRO1fdwf4Ll 67IDRbN1G+sVWuaAd1KB2BSXS+zy2GRvqkwg2e/sN9dxiGBYuL/qIfGkt0DahOEt1el0 MxdEls46Qbj+M/bd8F1PDJCZhbhOsv50FbzaWeJuUjvSHsw5gEMjEQn08JdFrMZtIzAZ BKIOHHZ25Mm6PD7co3sSdOXVJ9cmvlP3wDGtNmwlDYrIfXO/v26LidRKeDzjPHNzLzg4 rTVqy6krhRLImqWFjEuj7dyKgnOU6pbV87DzNWsWY1+x22upFloQh7qWk22OW7WSEbL+ VuaA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788872745; x=1789477545; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=piB6olxsDjTKBBKWtT/80MoIuyo/txOuxpczb55KJIY=; b=X0vyjlCylBbVisWsGE1vGtKe3dxVLwiyb12z8ptEshLW+sI0U1dkLkZQ7LyPNtZoJv j/VZxvy3hnJtiy3LnC+OIRczYMvQ+HSUGmeCad/NiIxUBT8HvUqJucTPcc3VBU0A7V8p nBwAVRXyENBPXNCn+/KPq5fPLMZzHPj+ZcV86sxMQxPPQ1+vScim9qRg3D9Bi5Rfb8mW I1TgF0w1lkscsEQ3z6mJkWlMef6K7gLGkWDmGKBFoXPC5dgb4G/xlTkYyPIq9LYiX0mJ dgOmV0DdHcgnFbuLbaT8kxcitLQwUdzkVfHGLIh8TLJplAWNFI3CR3kYQNTigoa1iN8z b6cw== X-Forwarded-Encrypted: i=1; AKwUvBwn69Y41BK1+fPbJZDfjaKXz0M3sg5Rr+QVQwnIY+ihylm8yvlk4yVVqTkwkFbnZeaBpXfQLLHlbVXPgdo=@vger.kernel.org X-Gm-Message-State: AFuF++k82fKPNBmvIChtzyKZB2kS1MMznQFc5HSZbdoYAbzKIpevdsgu iiqPXgl/OZqdH6tiVSXHUDZ44knTl0N0BSeAB8VcBe0c+23ekJAIL3KLaFvfR0iilU4= X-Gm-Gg: AYBFou3pjyZyyFGiafiv+kaNdEwjEV1uNo/gvG5thzvRrr8bh2Vy9rDOP0ItARDGna6 8kW05sSMJNlwEm8yy+IxUWFrLL85Nd6thCit21uZSyxQh9Uuu2HVtdV+uPp6NC8Yy7xXmGSaYpP zni1gfKXYV/OrI5jdVqkEX6LWLUZ+l0VraMZ+zTh3w/pMrh3694jO3DvXUTWMhtd0flYekeY9vh 4EmJMJHQNRyP87hTl6Qnyypr2RqsIGSgH8l2wb4+NjRpK5CFejOt8/IwQmhvtD7ci+KTTzQOgM/ xqGlzg1LabOS4NeT7xLbZJsZCOci4JcCvbmcU5w8fB/1wo+PI2UOQxll4seZRe2p5clsWY+Gp71 8zyKd6jgqANBn0CqefXGM+rDXxrVIm7+7B579pGfMmCFztGp3zy1vI1Lk1DxpaJwpgQJBdKE+za rQThp6swPtUCEfncOBnQrFq9jJWE42tBiCIT7HobJJyxWI+WYg8Rwb5w7Xeg== X-Received: by 2002:a05:600c:1914:b0:499:60bf:c6f7 with SMTP id 5b1f17b1804b1-49cf8269fdfmr280303225e9.13.1788872744932; Tue, 08 Sep 2026 06:05:44 -0700 (PDT) Received: from localhost ([82.145.119.95]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49ce554d52esm335275315e9.3.2026.09.08.06.05.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Sep 2026 06:05:43 -0700 (PDT) From: Andrea della Porta To: =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , linux-pwm@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Broadcom internal kernel review list , Andrea della Porta , devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Naushir Patuck , Stanimir Varbanov , mbrugger@suse.com, Sean Young , Julian Braha , "Gary Guo" , Christophe JAILLET Cc: Krzysztof Kozlowski Subject: [PATCH v8 1/3] dt-bindings: pwm: Add Raspberry Pi RP1 PWM controller Date: Tue, 8 Sep 2026 15:09:12 +0200 Message-ID: X-Mailer: git-send-email 2.51.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Naushir Patuck Add the devicetree binding documentation for the PWM controller found in the Raspberry Pi RP1 chipset. Signed-off-by: Naushir Patuck Co-developed-by: Stanimir Varbanov Signed-off-by: Stanimir Varbanov Signed-off-by: Andrea della Porta Reviewed-by: Krzysztof Kozlowski --- .../bindings/pwm/raspberrypi,rp1-pwm.yaml | 66 +++++++++++++++++++ 1 file changed, 66 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/raspberrypi,rp1-p= wm.yaml diff --git a/Documentation/devicetree/bindings/pwm/raspberrypi,rp1-pwm.yaml= b/Documentation/devicetree/bindings/pwm/raspberrypi,rp1-pwm.yaml new file mode 100644 index 0000000000000..be020583fd0ba --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/raspberrypi,rp1-pwm.yaml @@ -0,0 +1,66 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/raspberrypi,rp1-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Raspberry Pi RP1 PWM controller + +maintainers: + - Naushir Patuck + - Andrea della Porta + - Stanimir Varbanov + +allOf: + - $ref: pwm.yaml# + +description: | + The PWM peripheral is a flexible waveform generator with a + variety of operational modes. It has the following features: + - four independent output channels + - 32-bit counter widths + - Seven output generation modes + - Optional per-channel output inversion + - Optional duty-cycle data FIFO with DMA support + - Optional sigma-delta noise shaping engine + Serves as a fan speed provider to other nodes for a PWM-connected + fan. + +properties: + compatible: + const: raspberrypi,rp1-pwm + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#pwm-cells": + const: 3 + + dmas: + maxItems: 1 + description: | + Phandle to the DMA controller and the channel specifier for + the duty-cycle FIFO. + + dma-names: + items: + - const: tx + +required: + - compatible + - reg + - clocks + +unevaluatedProperties: false + +examples: + - | + pwm@98000 { + compatible =3D "raspberrypi,rp1-pwm"; + reg =3D <0x98000 0x100>; + clocks =3D <&rp1_clocks 17>; + #pwm-cells =3D <3>; + }; --=20 2.35.3 From nobody Fri Sep 25 21:40:17 2026 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5F57A54A7F2 for ; Tue, 8 Sep 2026 13:05:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788872754; cv=none; b=PBk6UL8vAAH+O72SG5fs/sVYhShc2tNlOB8TxxJgFQWKU45bHYNbMACM6IshmP9dK8BcXlw7YEnLJryaLgGzlZreLAXPxkRkX+WCYwHwgLLTEiwaSz0fRDctbBR0lYoTpsiU4NWtDkIIv7vg1G1rmJ3XLq2NijZ/+SLwJdfGRso= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788872754; c=relaxed/simple; bh=vsZo7nhJ6zAdeSn970qsVxFGRSYsHrgYNnLzeTAlHv0=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=LfZ5MTARHj3lafipva+cSKLTkj7C2wWrOv3JEv34IDCu6SxPN7OLJ5bE0ONuF1EAlw5I+u3lk16aYhN73BAZJCUfUG200hB6lZTq9HhzVzGtDMSl4e4TmOMtRoOKdrQ7vDBKGPaDyw7eRbiJxBC4i3JTXc5KfYsg1cTajCQv6cE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=TqEFb7wd; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="TqEFb7wd" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-47f96c5b722so3256240f8f.0 for ; Tue, 08 Sep 2026 06:05:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1788872747; x=1789477547; darn=vger.kernel.org; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=ju7whNWWpjYD3Izmiy/NPiApyP/nvsub1c1EkAmEaGA=; b=TqEFb7wdjBuUPrCqg8/OYKiq70ziqAT5mLFKmVUtrXBv/9u9OUFP2VxFgN6j3Bnq12 /ss+fbH73/8B56U0mCedtkf5ahxDgQ3BLTYyxvrqh/O5wSF6Gl7qyPZmZnvpL7QV0QzU hqcBAO5e3LiwkoPcP5q8B2PBjPcmq+AYyEy1fY4ur7+3ByCJM01N/aFKu2n8EDLmy+RS bvrYygVr5ie9nK3ptVkHN/AKo8Hndz2CTZK49yzXU4JemeQ3iqb1Ukdq2crvpxNHMM46 kLipoRN1vxc1YLYUvK9ri6Z0grgNYyDvIZo9YidYNO3zfiAUiSHlaUD3Yurb/9NdW7Ew zWyg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788872747; x=1789477547; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:to:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=ju7whNWWpjYD3Izmiy/NPiApyP/nvsub1c1EkAmEaGA=; b=ix8k2Fvak3+K1KL7M6aLTgH4JJkye92GYG14qKoCqh1rgVUxuWHT4G0DgM40UPNePL G3GEgliJ0t/B8+AXAN4VBWWucwltfBFEKN+EtBZPXX7Nb1LnLt+1eeGCZ69WopYh5/S0 a+sp/aEdfD6vc1mYFhBFMla7JTACAPvXQyBnc8iXFSZpKMf69ljxc0GVdpmLqGXugKnT hbB9Cusqc+Kl0hMRlHtFisxjw+fZWrfgYm3y2IaMRpBpU3Ec1DlJNV1wwQyrMT3X8odc ZfXzVQjXF86kQsDPQsjzQSj/8DR8oLqWnS3uyLF7twYBVtdPr4zMbXTev2uKZeN6xj5G svIw== X-Forwarded-Encrypted: i=1; AKwUvBxpW8PAC55YzjYZgdWM8gejUD/9aZqmR4eRaZuXNJBXiNSVIANaZIgbPXDJSjYDaBUXlns5WrM7pKkYzNA=@vger.kernel.org X-Gm-Message-State: AFuF++la+FrmvPgbUT+DDXzl1d6euuDGWUVNfHlVUVurkLSQoJCly8HJ W9Gyhb+C5JFrQuUW4m9SGSwO1eeLSgrYtn3A/7vs7cCOFP+/qavsV5VQkoCGXOs+wO8= X-Gm-Gg: AYBFou0PAWWqTVdGsieDCqbVJxqBNa3ARbtTS7WHebU98gjrScEgK+icaeNRcpatFT1 XxcLt9xyT91ZALQIyq7XOW+ehbbCsm5Sf4qgHpDSus1B30ueHLlKcTsdwMzV+1NR/IrAwspN4Lo BJ7hu3jyl7jBnywH4yAlgM4+D1Oh5o2QWZcinuv12JiBG175hbaD7KFq21YeN7lrQ+G/7rcTa2B MLyrm/jKaA6+EY3cgjm7WPxKKjpefNnAu6NbxzxkkdlSUMJ5jVn58fEHo+FBMBoZGcYGeSDFKL1 GxAzsgN0x5tCKeH7Sod3OFe7Jg5RwMefTe3CuxyOEBe96e6qSLsmWhn1uSAuCSUodskXzjw/vB7 M2UkVdaYO/kGzl39XgbOwfx9QxOIa/Lg03vL7rgSd+o3NmKFTsDyZDbn1Ia/JwIxTThVZKH2qV1 loKNJ+CTzeZIbKWEEaJCttx++q+CjGwl/pioSq3yxIP3LSgY8KFaNDLp1GnGJY17S4cUpb X-Received: by 2002:a05:6000:4b0f:b0:484:3647:d977 with SMTP id ffacd0b85a97d-485872df445mr29660035f8f.27.1788872746510; Tue, 08 Sep 2026 06:05:46 -0700 (PDT) Received: from localhost ([82.145.119.95]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-485885be1c1sm35329584f8f.32.2026.09.08.06.05.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Sep 2026 06:05:45 -0700 (PDT) From: Andrea della Porta To: =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , linux-pwm@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Broadcom internal kernel review list , Andrea della Porta , devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Naushir Patuck , Stanimir Varbanov , mbrugger@suse.com, Sean Young , Julian Braha , "Gary Guo" , Christophe JAILLET Subject: [PATCH v8 2/3] pwm: rp1: Add RP1 PWM controller driver Date: Tue, 8 Sep 2026 15:09:13 +0200 Message-ID: <148a9551ef01e099e98b0487d4d1ce69e81619b4.1788872294.git.andrea.porta@suse.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable From: Naushir Patuck The Raspberry Pi RP1 southbridge features an embedded PWM controller with 4 output channels, alongside an RPM interface to read the fan speed on the Raspberry Pi 5. Add the supporting driver. Signed-off-by: Naushir Patuck Co-developed-by: Stanimir Varbanov Signed-off-by: Stanimir Varbanov Signed-off-by: Andrea della Porta --- drivers/pwm/Kconfig | 8 + drivers/pwm/Makefile | 1 + drivers/pwm/pwm-rp1.c | 452 ++++++++++++++++++++++ include/soc/bcm2835/raspberrypi-pwm-rp1.h | 10 + 4 files changed, 471 insertions(+) create mode 100644 drivers/pwm/pwm-rp1.c create mode 100644 include/soc/bcm2835/raspberrypi-pwm-rp1.h diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 7297760868790..e1baec8d294d1 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -637,6 +637,14 @@ config PWM_ROCKCHIP Generic PWM framework driver for the PWM controller found on Rockchip SoCs. =20 +config PWM_RASPBERRYPI_RP1 + tristate "RP1 PWM support" + depends on MISC_RP1 || COMPILE_TEST + depends on HAS_IOMEM + select REGMAP_MMIO + help + PWM framework driver for Raspberry Pi RP1 controller. + config PWM_SAMSUNG tristate "Samsung PWM support" depends on PLAT_SAMSUNG || ARCH_S5PV210 || ARCH_EXYNOS || COMPILE_TEST diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 5630a521a7cff..c07fd24f69f39 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -57,6 +57,7 @@ obj-$(CONFIG_PWM_RENESAS_RZG2L_GPT) +=3D pwm-rzg2l-gpt.o obj-$(CONFIG_PWM_RENESAS_RZ_MTU3) +=3D pwm-rz-mtu3.o obj-$(CONFIG_PWM_RENESAS_TPU) +=3D pwm-renesas-tpu.o obj-$(CONFIG_PWM_ROCKCHIP) +=3D pwm-rockchip.o +obj-$(CONFIG_PWM_RASPBERRYPI_RP1) +=3D pwm-rp1.o obj-$(CONFIG_PWM_SAMSUNG) +=3D pwm-samsung.o obj-$(CONFIG_PWM_SIFIVE) +=3D pwm-sifive.o obj-$(CONFIG_PWM_SL28CPLD) +=3D pwm-sl28cpld.o diff --git a/drivers/pwm/pwm-rp1.c b/drivers/pwm/pwm-rp1.c new file mode 100644 index 0000000000000..5e85d4204ef4a --- /dev/null +++ b/drivers/pwm/pwm-rp1.c @@ -0,0 +1,452 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * pwm-rp1.c + * + * Raspberry Pi RP1 PWM. + * + * Copyright =C2=A9 2026 Raspberry Pi Ltd. + * + * Author: Naushir Patuck (naush@raspberrypi.com) + * + * Based on the pwm-bcm2835 driver by: + * Bart Tanghe + * + * Datasheet: https://pip-assets.raspberrypi.com/categories/892-raspberry-= pi-5/documents/RP-008370-DS-1-rp1-peripherals.pdf?disposition=3Dinline + * + * Limitations: + * - Channels can be enabled/disabled through a global update flag, while = the + * period and duty per-channel registers are independently updatable, and + * they are latched on the end of (specific channel) period strobe. + * This means that period and duty changes might result in glitches if t= he + * period/duty is changed exactly during an end of period strobe. + * - Since the duty/period registers are freely updatable (do not depend on + * the global update flag), setting one of them close to the period end = and + * the other right afterwards results in a mixed output for that cycle b= ecause + * the write ops are not atomic. + * - The global update flag prevents mis-sampling of multi-bit bus signals= in + * the PWM clock domain. This ensures that all PWM channel settings upda= te + * on the same PWM clock cycle. Channels start in sync only if they shar= e the + * same period. + * - If both duty and period are set to 0, the output is a constant low si= gnal + * if polarity is normal or a constant high signal if polarity is invers= ed. + * - When disabled the output is driven to 0 if polarity is normal, or to 1 + * if polarity is inversed. + * - Disabling the PWM stops the output immediately, without waiting for c= urrent + * period to complete first. + * - Channels are phase-capable, but on RPi5, the firmware can use a chann= el + * phase register to report the RPM of the fan connected to that PWM + * channel. As a result, phase control will be ignored for now. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define RP1_PWM_GLB_CTRL 0x000 +#define RP1_PWM_GLB_CTRL_CHANNEL_ENABLE(chan) BIT(chan) +#define RP1_PWM_GLB_CTRL_SET_UPDATE BIT(31) + +#define RP1_PWM_CHAN_CTRL(chan) (0x014 + ((chan) * 0x10)) +#define RP1_PWM_CHAN_CTRL_POLARITY BIT(3) +#define RP1_PWM_CHAN_CTRL_FIFO_POP_MASK BIT(8) +#define RP1_PWM_CHAN_CTRL_MODE GENMASK(2, 0) +enum rp1_pwm_ctrl_mode { + RP1_PWM_CHAN_CTRL_MODE_ZERO, + RP1_PWM_CHAN_CTRL_MODE_TE_MS, + RP1_PWM_CHAN_CTRL_MODE_PC_MS, + RP1_PWM_CHAN_CTRL_MODE_PD_ENC, + RP1_PWM_CHAN_CTRL_MODE_MSB_SER, + RP1_PWM_CHAN_CTRL_MODE_PPM, + RP1_PWM_CHAN_CTRL_MODE_LE_MS, + RP1_PWM_CHAN_CTRL_MODE_LSB_SER, +}; + +#define RP1_PWM_CHAN_CTRL_DEFAULT (RP1_PWM_CHAN_CTRL_FIFO_POP_MASK + \ + FIELD_PREP(RP1_PWM_CHAN_CTRL_MODE, \ + RP1_PWM_CHAN_CTRL_MODE_TE_MS)) + +#define RP1_PWM_RANGE(chan) (0x018 + ((chan) * 0x10)) +#define RP1_PWM_PHASE(chan) (0x01C + ((chan) * 0x10)) +#define RP1_PWM_DUTY(chan) (0x020 + ((chan) * 0x10)) + +#define RP1_PWM_NUM_PWMS 4 + +struct rp1_pwm { + struct regmap *regmap; + struct clk *clk; + unsigned long clk_rate; + bool clk_enabled; +}; + +struct rp1_pwm_waveform { + u32 period_ticks; + u32 duty_ticks; + bool enabled; + bool inverted_polarity; +}; + +static const struct regmap_config rp1_pwm_regmap_config =3D { + .reg_bits =3D 32, + .val_bits =3D 32, + .reg_stride =3D 4, + .max_register =3D 0x60, +}; + +static void rp1_pwm_apply_config(struct pwm_chip *chip, struct pwm_device = *pwm) +{ + struct rp1_pwm *rp1 =3D pwmchip_get_drvdata(chip); + u32 value; + + /* update the changed registers on the next strobe to avoid glitches */ + regmap_read(rp1->regmap, RP1_PWM_GLB_CTRL, &value); + value |=3D RP1_PWM_GLB_CTRL_SET_UPDATE; + regmap_write(rp1->regmap, RP1_PWM_GLB_CTRL, value); +} + +static int rp1_pwm_request(struct pwm_chip *chip, struct pwm_device *pwm) +{ + struct rp1_pwm *rp1 =3D pwmchip_get_drvdata(chip); + + /* init channel to reset defaults, preserving the polarity bit */ + regmap_update_bits(rp1->regmap, RP1_PWM_CHAN_CTRL(pwm->hwpwm), + ~(u32)RP1_PWM_CHAN_CTRL_POLARITY, RP1_PWM_CHAN_CTRL_DEFAULT); + return 0; +} + +static int rp1_pwm_round_waveform_tohw(struct pwm_chip *chip, + struct pwm_device *pwm, + const struct pwm_waveform *wf, + void *_wfhw) +{ + struct rp1_pwm *rp1 =3D pwmchip_get_drvdata(chip); + u64 period_ticks, duty_ticks, offset_ticks; + struct rp1_pwm_waveform *wfhw =3D _wfhw; + u64 clk_rate =3D rp1->clk_rate; + int ret =3D 0; + + if (!wf->period_length_ns) { + *wfhw =3D (typeof(*wfhw)){ + .enabled =3D false, + .inverted_polarity =3D false, + }; + return 0; + } + + period_ticks =3D mul_u64_u64_div_u64(wf->period_length_ns, clk_rate, NSEC= _PER_SEC); + + /* + * The period is limited to U32_MAX, and it will be decremented by one la= ter + * to allow 100% duty cycle. + */ + if (period_ticks > U32_MAX) { + period_ticks =3D U32_MAX; + } else if (period_ticks < 2) { + period_ticks =3D 2; + ret =3D 1; + } + + duty_ticks =3D mul_u64_u64_div_u64(wf->duty_length_ns, clk_rate, NSEC_PER= _SEC); + duty_ticks =3D min(duty_ticks, period_ticks); + offset_ticks =3D mul_u64_u64_div_u64(wf->duty_offset_ns, clk_rate, NSEC_P= ER_SEC); + if (offset_ticks >=3D period_ticks) + offset_ticks =3D period_ticks - 1; + if (duty_ticks && offset_ticks && + duty_ticks + offset_ticks >=3D period_ticks) { + wfhw->duty_ticks =3D period_ticks - duty_ticks; + wfhw->inverted_polarity =3D true; + } else { + wfhw->duty_ticks =3D duty_ticks; + wfhw->inverted_polarity =3D false; + } + /* Account for the extra tick at the end of the period */ + wfhw->period_ticks =3D period_ticks - 1; + + wfhw->enabled =3D true; + + return ret; +} + +static int rp1_pwm_round_waveform_fromhw(struct pwm_chip *chip, + struct pwm_device *pwm, + const void *_wfhw, + struct pwm_waveform *wf) +{ + struct rp1_pwm *rp1 =3D pwmchip_get_drvdata(chip); + const struct rp1_pwm_waveform *wfhw =3D _wfhw; + u64 clk_rate =3D rp1->clk_rate; + u64 ticks; + + *wf =3D (struct pwm_waveform){ }; + + if (!wfhw->enabled) + return 0; + + wf->period_length_ns =3D DIV_ROUND_UP_ULL(((u64)wfhw->period_ticks + 1) *= NSEC_PER_SEC, + clk_rate); + + if (!wfhw->inverted_polarity) { + wf->duty_length_ns =3D DIV_ROUND_UP_ULL((u64)wfhw->duty_ticks * NSEC_PER= _SEC, + (u32)clk_rate); + } else { + if (wfhw->duty_ticks > (u64)wfhw->period_ticks + 1) { + /* 100% duty cycle case */ + ticks =3D 0; + } else { + ticks =3D (u64)wfhw->period_ticks + 1 - wfhw->duty_ticks; + } + wf->duty_length_ns =3D DIV_ROUND_UP_ULL(ticks * NSEC_PER_SEC, clk_rate); + wf->duty_offset_ns =3D DIV_ROUND_UP_ULL((u64)(wfhw->period_ticks + 1 - t= icks) * + NSEC_PER_SEC, clk_rate); + } + + return 0; +} + +static int rp1_pwm_write_waveform(struct pwm_chip *chip, + struct pwm_device *pwm, + const void *_wfhw) +{ + struct rp1_pwm *rp1 =3D pwmchip_get_drvdata(chip); + const struct rp1_pwm_waveform *wfhw =3D _wfhw; + u32 value, ctrl; + + /* set polarity */ + regmap_read(rp1->regmap, RP1_PWM_CHAN_CTRL(pwm->hwpwm), &value); + if (!wfhw->inverted_polarity) + value &=3D ~RP1_PWM_CHAN_CTRL_POLARITY; + else + value |=3D RP1_PWM_CHAN_CTRL_POLARITY; + regmap_write(rp1->regmap, RP1_PWM_CHAN_CTRL(pwm->hwpwm), value); + + /* early exit if disabled */ + regmap_read(rp1->regmap, RP1_PWM_GLB_CTRL, &ctrl); + if (!wfhw->enabled) { + ctrl &=3D ~RP1_PWM_GLB_CTRL_CHANNEL_ENABLE(pwm->hwpwm); + /* just disable the channel and bail out early */ + regmap_write(rp1->regmap, RP1_PWM_GLB_CTRL, ctrl); + rp1_pwm_apply_config(chip, pwm); + return 0; + } + + /* set period and duty cycle */ + regmap_write(rp1->regmap, + RP1_PWM_RANGE(pwm->hwpwm), wfhw->period_ticks); + regmap_write(rp1->regmap, + RP1_PWM_DUTY(pwm->hwpwm), wfhw->duty_ticks); + + /* enable the channel */ + ctrl |=3D RP1_PWM_GLB_CTRL_CHANNEL_ENABLE(pwm->hwpwm); + regmap_write(rp1->regmap, RP1_PWM_GLB_CTRL, ctrl); + + rp1_pwm_apply_config(chip, pwm); + + return 0; +} + +static int rp1_pwm_read_waveform(struct pwm_chip *chip, + struct pwm_device *pwm, + void *_wfhw) +{ + struct rp1_pwm *rp1 =3D pwmchip_get_drvdata(chip); + struct rp1_pwm_waveform *wfhw =3D _wfhw; + u32 value; + + regmap_read(rp1->regmap, RP1_PWM_GLB_CTRL, &value); + wfhw->enabled =3D !!(value & RP1_PWM_GLB_CTRL_CHANNEL_ENABLE(pwm->hwpwm)); + + regmap_read(rp1->regmap, RP1_PWM_CHAN_CTRL(pwm->hwpwm), &value); + wfhw->inverted_polarity =3D !!(value & RP1_PWM_CHAN_CTRL_POLARITY); + + if (wfhw->enabled) { + regmap_read(rp1->regmap, RP1_PWM_RANGE(pwm->hwpwm), &wfhw->period_ticks); + regmap_read(rp1->regmap, RP1_PWM_DUTY(pwm->hwpwm), &wfhw->duty_ticks); + } else { + *wfhw =3D (typeof(*wfhw)) { + .period_ticks =3D 0, + .duty_ticks =3D 0, + }; + } + + return 0; +} + +static const struct pwm_ops rp1_pwm_ops =3D { + .sizeof_wfhw =3D sizeof(struct rp1_pwm_waveform), + .request =3D rp1_pwm_request, + .round_waveform_tohw =3D rp1_pwm_round_waveform_tohw, + .round_waveform_fromhw =3D rp1_pwm_round_waveform_fromhw, + .read_waveform =3D rp1_pwm_read_waveform, + .write_waveform =3D rp1_pwm_write_waveform, +}; + +int rp1_pwm_read_tachometer(struct device *dev) +{ + struct pwm_chip *chip; + struct rp1_pwm *rp1; + u32 tach_val; + + if (!dev) + return -EINVAL; + + chip =3D dev_get_drvdata(dev); + if (!chip) + return -ENODEV; + + rp1 =3D pwmchip_get_drvdata(chip); + if (!rp1) + return -ENODEV; + + regmap_read(rp1->regmap, RP1_PWM_PHASE(2), &tach_val); + + return (int)tach_val; +} +EXPORT_SYMBOL_NS_GPL(rp1_pwm_read_tachometer, "RP1_PWM_FAN"); + +static int rp1_pwm_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + unsigned long clk_rate; + struct pwm_chip *chip; + void __iomem *base; + struct rp1_pwm *rp1; + int ret; + + chip =3D devm_pwmchip_alloc(dev, RP1_PWM_NUM_PWMS, sizeof(*rp1)); + if (IS_ERR(chip)) + return PTR_ERR(chip); + + rp1 =3D pwmchip_get_drvdata(chip); + + base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) + return PTR_ERR(base); + + rp1->regmap =3D devm_regmap_init_mmio(dev, base, &rp1_pwm_regmap_config); + if (IS_ERR(rp1->regmap)) + return dev_err_probe(dev, PTR_ERR(rp1->regmap), "Cannot initialize regma= p\n"); + + rp1->clk =3D devm_clk_get(dev, NULL); + if (IS_ERR(rp1->clk)) + return dev_err_probe(dev, PTR_ERR(rp1->clk), "Clock not found\n"); + + ret =3D clk_prepare_enable(rp1->clk); + if (ret) + return dev_err_probe(dev, ret, "Failed to enable clock\n"); + rp1->clk_enabled =3D true; + + ret =3D devm_clk_rate_exclusive_get(dev, rp1->clk); + if (ret) { + dev_err_probe(dev, ret, "Failed to get exclusive rate\n"); + goto err_disable_clk; + } + + clk_rate =3D clk_get_rate(rp1->clk); + if (!clk_rate) { + ret =3D dev_err_probe(dev, -EINVAL, "Failed to get clock rate\n"); + goto err_disable_clk; + } + /* + * To prevent u64 overflow in period calculations: + * mul_u64_u64_div_u64(period_ns, clk_rate, NSEC_PER_SEC) + * If clk_rate > 1 GHz, the result can overflow. + */ + if (clk_rate > HZ_PER_GHZ) { + ret =3D dev_err_probe(dev, -EINVAL, "Clock rate > 1 GHz is not supported= \n"); + goto err_disable_clk; + } + rp1->clk_rate =3D clk_rate; + + chip->ops =3D &rp1_pwm_ops; + chip->atomic =3D true; + + platform_set_drvdata(pdev, chip); + + ret =3D pwmchip_add(chip); + if (ret) { + dev_err_probe(dev, ret, "Failed to register PWM chip\n"); + goto err_disable_clk; + } + + return 0; + +err_disable_clk: + clk_disable_unprepare(rp1->clk); + + return ret; +} + +static void rp1_pwm_remove(struct platform_device *pdev) +{ + struct pwm_chip *chip =3D platform_get_drvdata(pdev); + struct rp1_pwm *rp1 =3D pwmchip_get_drvdata(chip); + + pwmchip_remove(chip); + + if (rp1->clk_enabled) { + clk_disable_unprepare(rp1->clk); + rp1->clk_enabled =3D false; + } +} + +static int rp1_pwm_suspend(struct device *dev) +{ + struct pwm_chip *chip =3D dev_get_drvdata(dev); + struct rp1_pwm *rp1 =3D pwmchip_get_drvdata(chip); + + if (rp1->clk_enabled) { + clk_disable_unprepare(rp1->clk); + rp1->clk_enabled =3D false; + } + + return 0; +} + +static int rp1_pwm_resume(struct device *dev) +{ + struct pwm_chip *chip =3D dev_get_drvdata(dev); + struct rp1_pwm *rp1 =3D pwmchip_get_drvdata(chip); + int ret; + + ret =3D clk_prepare_enable(rp1->clk); + if (ret) { + dev_err(dev, "Failed to enable clock on resume: %pe\n", ERR_PTR(ret)); + return ret; + } + + rp1->clk_enabled =3D true; + + return 0; +} + +static DEFINE_SIMPLE_DEV_PM_OPS(rp1_pwm_pm_ops, rp1_pwm_suspend, rp1_pwm_r= esume); + +static const struct of_device_id rp1_pwm_of_match[] =3D { + { .compatible =3D "raspberrypi,rp1-pwm" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, rp1_pwm_of_match); + +static struct platform_driver rp1_pwm_driver =3D { + .probe =3D rp1_pwm_probe, + .remove =3D rp1_pwm_remove, + .driver =3D { + .name =3D "rp1-pwm", + .of_match_table =3D rp1_pwm_of_match, + .pm =3D pm_ptr(&rp1_pwm_pm_ops), + .suppress_bind_attrs =3D true, + }, +}; +builtin_platform_driver(rp1_pwm_driver); + +MODULE_DESCRIPTION("RP1 PWM driver"); +MODULE_AUTHOR("Naushir Patuck "); +MODULE_AUTHOR("Andrea della Porta "); +MODULE_LICENSE("GPL"); diff --git a/include/soc/bcm2835/raspberrypi-pwm-rp1.h b/include/soc/bcm283= 5/raspberrypi-pwm-rp1.h new file mode 100644 index 0000000000000..3be0892da667e --- /dev/null +++ b/include/soc/bcm2835/raspberrypi-pwm-rp1.h @@ -0,0 +1,10 @@ +/* SPDX-License-Identifier: GPL-2.0 */ + +#ifndef __SOC_RASPBERRY_PWM_RP1_H__ +#define __SOC_RASPBERRY_PWM_RP1_H__ + +#include + +int rp1_pwm_read_tachometer(struct device *dev); + +#endif /* __SOC_RASPBERRY_PWM_RP1_H__ */ --=20 2.35.3 From nobody Fri Sep 25 21:40:17 2026 Received: from mail-wm2-f12.google.com (mail-wm2-f12.google.com [74.125.225.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9328A559C84 for ; Tue, 8 Sep 2026 13:05:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.140 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788872755; cv=none; b=uA8LhdLO9BMRS1dXVV4ffOWHjeu3lRL1tKmYnvhO8bEa04zeCkwdvhQMDBy2UYqWszXDpFzjO3Alv1Z3DdZYlxC+7/kE/4zeeCGHnnBTAJlfQv5uT5YjlD0h6W35cL++m+wOdEW+Qtc7g2387fPMVMW2VfdVJ9Ppdl/MVy8Stuw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788872755; c=relaxed/simple; bh=NyT3bvkYhBzVis/qc4NVpDUc0HxiHbXcgKHaKLAMasY=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=RFCLSsxxTC1UmKvT3OKhk1cqTpmCognSZ2CWXVAOL+w6qRZ0E6eBFb1mFKwGp5gmcsSE337ay4NTFE3BXd+ubYQQ/CRvQHSBwtgcsGX26Le3+wGRKscDavaBkSVmIm/0mgU1age/hBuikDozgUsdcGymXT5uBSGIPcO5OIUBBhc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=PQpuybyx; arc=none smtp.client-ip=74.125.225.140 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="PQpuybyx" Received: by mail-wm2-f12.google.com with SMTP id 5b1f17b1804b1-49ce364488dso3945095e9.0 for ; Tue, 08 Sep 2026 06:05:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1788872749; x=1789477549; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to:content-type; bh=RUWg5GWqhMeDrgGwJjMhc1B+7LHRy8TQo04xcORPTAE=; b=PQpuybyxzDIFX2Mw93LItl8NH2vJSTC4Lwde8IWJWY+4FHTEvn8SoZhmA3ycV3Y4pU SuWm/gsNMUdvb5BRaE5IIOys30VGi3Ogupr9qi+jq2yozZSk4AKdSNB0jUOCq8LuvgxW ahMRbrnuizERKDrBYGeU6P/OyM7jO+eyM7w1W2fdJ+8FO1YDnK3vz62uqBRrxjIDc9xf nexY2xqmbDjD51UKs3GzJWl0CddoHRs6LzCV3ie6mqTEU+arwWmDoEC2WYnxlAN37arM CgQcUo7rRBE9Uj8junp98FiBVJRXQNOSt9nbZ6gMUpHLVSGvQ+te/+rW9An4bhrOHnd7 YHiA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788872749; x=1789477549; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to:content-type; bh=RUWg5GWqhMeDrgGwJjMhc1B+7LHRy8TQo04xcORPTAE=; b=XRD8EQaHcVjRGesSr2vQjY1cb5sPL31zoYt7phJxqX/OUwTVj7qiy901wTglyeXHtA LeTOPTJ6ojVKtMqhq5MwaEwf8e4SotWMOT8b1Kh6PcRG3k9pmXAuKLgioQqkPK/H1Vk6 wGwCb7fvvmjxdkF+oxTK1AB4v3NXuZYzjBvlA6S8oLfMfUmzhxHGi43jMlrn2xHlABgK kRALCLk5KGF0Hn/2XxSS1qvse7kuCDAPPWcumjeBSIH/SZ7sEkhbVwRE2sI9YFlzjlwV SwtHP9SBwiJ5h6bQYHl28uWCTwbjtTvq4PGdn+ilnpZEs2HN4bb9Rllvzwab9jQiAONp VXRQ== X-Forwarded-Encrypted: i=1; AKwUvBxiGG0ICT6sudF55E315huDTF8ffCClZyTx7nBlYQYeAmoKmwdjtNzxvFrlyrRL/q0rkKe67mBjQQq996U=@vger.kernel.org X-Gm-Message-State: AFuF++ke6XHcHHuWuz8bY3eCtK+hRR9V9/eepJwwXsymHRupFVNHowVw xOKgF4qEqN5AsZfBRybJaJjfMdQy1ospPRfixYZL8QOKBLdkIonA1MRMQdZ23YhbhKxnTHb3xSI 1Iu5HZNs= X-Gm-Gg: AYBFou2JM1Dg7ewzP2pNTZZpyWWzr2kewchcWJdlgGVB8/8qE5PgYRdPlVy7U0VczpN PJD26bkbJwXslDvCIbCs7vq2ToVlOcKaSwTufYvRZIb6VqyFFuuvyupDES9ZbxLgblQc50xmMM4 ecv6ZRFyvVytGDEbuL0fcZefvvIQSJ54Th6r01ydMwbIfodFH2X3Pxtd0SzFfZHr1Ghh6JxxbS5 O/xvZTQawg/zqQDICVVBnQ9c0AezebedLxEP33MUxIy6Dx4wxrqa8TZ+Uj0z/UKmY0KJ7bi8KbY Vi7NjWAKETzq6a06gVgGjA0r2+6bHQ0BE2mA+BrLgZuA13jAGmGkZRO5BvjCodoMDTi//bSwz7m NS9nBvTxLBJQXqIsqC6LBUBgKJQPm8CfYMGGRGafRNPDa0y7RrROl6gY5yCC3wJI+PaOUaHOaQp M+qKjSxarp6PQ9AYUs/L/gkMn9UEaSAHFk7dVbo1d4Fcz5k0+RLiD2wNKRRw== X-Received: by 2002:a05:600c:c4b8:b0:49b:8f5e:51fb with SMTP id 5b1f17b1804b1-49d17543be5mr74495775e9.3.1788872749175; Tue, 08 Sep 2026 06:05:49 -0700 (PDT) Received: from localhost ([82.145.119.95]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49d1e5c58a6sm2552135e9.2.2026.09.08.06.05.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Sep 2026 06:05:48 -0700 (PDT) From: Andrea della Porta To: =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , linux-pwm@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Broadcom internal kernel review list , Andrea della Porta , devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Naushir Patuck , Stanimir Varbanov , mbrugger@suse.com, Sean Young , Julian Braha , "Gary Guo" , Christophe JAILLET Subject: [PATCH v8 3/3] arm64: dts: broadcom: rpi-5: Add RP1 PWM node Date: Tue, 8 Sep 2026 15:09:14 +0200 Message-ID: <946df411f5d2a127800298fba856face5cc5e8b0.1788872294.git.andrea.porta@suse.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stanimir Varbanov The RP1 chipset used on the Raspberry Pi 5 features an integrated PWM controller to drive the cooling fan. Add the corresponding DT node for this PWM controller. Signed-off-by: Stanimir Varbanov Co-developed-by: Andrea della Porta Signed-off-by: Andrea della Porta --- arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts | 12 ++++++++++++ arch/arm64/boot/dts/broadcom/rp1-common.dtsi | 9 +++++++++ 2 files changed, 21 insertions(+) diff --git a/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts b/arch/arm64/= boot/dts/broadcom/bcm2712-rpi-5-b.dts index 0fc57e72632ed..748be8f1ee9e2 100644 --- a/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts +++ b/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts @@ -64,6 +64,12 @@ phy1: ethernet-phy@1 { }; =20 &rp1_gpio { + fan_pwm_default_state: fan-pwm-default-state { + function =3D "pwm1"; + pins =3D "gpio45"; + bias-pull-down; + }; + usb_vbus_default_state: usb-vbus-default-state { function =3D "vbus1"; groups =3D "vbus1"; @@ -94,6 +100,12 @@ &rp1_i2c6 { pinctrl-names =3D "default"; }; =20 +&rp1_pwm1 { + pinctrl-0 =3D <&fan_pwm_default_state>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + &rp1_usb0 { pinctrl-0 =3D <&usb_vbus_default_state>; pinctrl-names =3D "default"; diff --git a/arch/arm64/boot/dts/broadcom/rp1-common.dtsi b/arch/arm64/boot= /dts/broadcom/rp1-common.dtsi index 16f5359395835..df4c2d09c8d34 100644 --- a/arch/arm64/boot/dts/broadcom/rp1-common.dtsi +++ b/arch/arm64/boot/dts/broadcom/rp1-common.dtsi @@ -99,7 +99,16 @@ rp1_i2c6: i2c@40088000 { clocks =3D <&rp1_clocks RP1_CLK_SYS>; i2c-scl-rising-time-ns =3D <65>; i2c-scl-falling-time-ns =3D <100>; + status =3D "disabled"; + }; =20 + rp1_pwm1: pwm@4009c000 { + compatible =3D "raspberrypi,rp1-pwm"; + reg =3D <0x00 0x4009c000 0x0 0x100>; + clocks =3D <&rp1_clocks RP1_CLK_PWM1>; + assigned-clocks =3D <&rp1_clocks RP1_CLK_PWM1>; + assigned-clock-rates =3D <50000000>; + #pwm-cells =3D <3>; status =3D "disabled"; }; =20 --=20 2.35.3