From nobody Mon Jun 15 07:42:00 2026 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6C3D03D75CB for ; Wed, 8 Apr 2026 17:40:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775670044; cv=none; b=Ef9l2AKPDVMCIOsKGCVc9Xkhk4dgsu9cU0Qrs4j1S0ukm1wFnjZPJqlqF5EAmNkXPLT9evb3xBWZWL8Fd1J4KMWTiailx6sHOtKNtmSVYiYfzUH7PC/CViFFhNt+QINZE5XniRfBCy+OdXoaJxCh34csRWDmFdm7yMETrY6qBdQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775670044; c=relaxed/simple; bh=Wwh1G0U3AYh1ns30yDeRh5FJciD3KtisCsCylnD9alc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=awHLqUI0d+elhUYyWsWPzkQI0RoMqhwaoBk1T5/7mQlTOj15MldrtG1zHpN5oQR0DJt8Ju9K9AekWxorzXf/3CRhX8bhDqLZgmuIc5MS7O5u9s3Z+tiK6P1849u1MWdi6KVECXsch1KBhrVUfEm9tggBKp+WwGT2Q+7rGLu5Xq0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ePJxl81E; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ePJxl81E" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-43d43e09de5so44219f8f.1 for ; Wed, 08 Apr 2026 10:40:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1775670041; x=1776274841; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kBqPX62gE29RPUhtAwboPIfLOZlTavt7gFwp4D+1oYY=; b=ePJxl81E5mZKac2qdaLyyK+GpNVUa66RP6lDoBtJ6rF+JvoQ1ZFzhlw66MGrUOwBid cknfQajYNVi9+6rkdONJuMbEd6Mw4yCDL1KHVnmG37ZG8H4RT/vkVVL2EhKmj13GYaIu l0BrR9zz+/jdHTeOGr4g7+0lSvMNPElqHx4Cu1U9nTIQYWGjdYUSuzJVw+GZoltmFbxI G71JU6mEI+9smV3pM3aGX9tHXGmGmbG13WD0ijTl/Urt7a2D4mSyHLjpmzRur7Xdxqra /EANaKQvwTnO1yWmW57dbpNxwU57x+lAABUvaJy15vSNJLUhHfGbzlAxcLAPTBuoU1zu GFBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775670041; x=1776274841; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=kBqPX62gE29RPUhtAwboPIfLOZlTavt7gFwp4D+1oYY=; b=oN0VzhLFyTR1QRwepIzl6yg4UHZTQpsCuckk0E1bHXdINHxcuMhTIPTKHpWCOjxrz3 ntEfvWk8ZI/FEV3BuTl4sQ+8CC6rxUsVnv5bbeDjjydxMm6OZOh0b2nenvrUDsgdtNpE FbJqoHj73fPpvSO+9Rkj5hL9jhxcrQCFeQqI2KjSxQ2pFCLFa5LG72Sh8cNBBDEKcMw6 QwCJilj9LrK5jKQ33BJGXj2J5H7E39M07xyPDDlVINhaVM1jL+y04Sn1bVuxzA1+QVXg p3CJC0jlhI4FH0zbaZ90t51CgONa45jHF4sG0cdubxJ52VQyalonua8szGxGHgEWWCqm Cs0Q== X-Gm-Message-State: AOJu0YySHTp44tpjzbWaRUktAprWCRYRYkiwW7EEoqB77SkAqHNf7VPz CjdV9So4p7LeS6JPUngjZ7oHAQNQRk8PaxTcHSHgAJSsxo95ghwRtGjzYp+Bwn30 X-Gm-Gg: AeBDiesL03BIJk5rR7y4g7+d077dzzw26dNIKY6V7wwwjC54cnc97HC4LSYWKGhMTFa DowTinlxPyZ78SeJv6asV4aqntTNkiOA3HyFzKJFfko4iftABdmMF/5V2/6HsSaAxLUHoBXERmA Zqss/YIuYjrVlZ9LA+SWZu3Y32Q42wSnc7aMuscB5089WmuLnHvDQAO+mlxlrZV9TnbczhBlA8R ATE3Te4dtXIjObi04SlaDY7WxXeN1ZgVQRKB/quTA6Xxble3r6YsN8B/2IuCm3Bd1tQBb4cEi/G USRJ3CZS+KM63Mps6WcdjaswycE+jAH+LgDIxWoByo0ENQ5dVV5Y4uGLkCCYqgbSMI+JUws3Nkp Cjim50dIL+rOaHYUuVSYQqZGQCEkEY4vN4jtrfKGd+DkhYW2mrnMjHqeM/bMt7yNL6LssJcOaT9 OT/AKqFlzrIwPkyKRGS1UxSq+saxelk2vladQRxcN/97xE2rFQ+Elc0JM83aYJzz8mwW4mDNi/v u3giBpTGtqNuaM0l7zOfkeYaMuk2tWTNxZtIg== X-Received: by 2002:a05:6000:1789:b0:43b:6356:7d00 with SMTP id ffacd0b85a97d-43d2927baf3mr31918164f8f.17.1775670040620; Wed, 08 Apr 2026 10:40:40 -0700 (PDT) Received: from Lord-Beerus.station (net-93-144-20-233.cust.vodafonedsl.it. [93.144.20.233]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43d1e1fe0b0sm61774659f8f.0.2026.04.08.10.40.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Apr 2026 10:40:40 -0700 (PDT) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Shawn Guo , Dario Binacchi , Markus Niebel , Maud Spierings , Alexander Stein , Ernest Van Hoecke , Josua Mayer , Francesco Dolcini , Primoz Fiser Subject: [PATCH v1 1/3] dt-bindings: arm: fsl: add Variscite VAR-SOM-MX91 Boards Date: Wed, 8 Apr 2026 19:39:44 +0200 Message-ID: <86635091cd5db0ecb7f07c5ad9d6f735ec349485.1775669847.git.stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Add DT compatible strings for Variscite VAR-SOM-MX91 SoM and Symphony development carrier Board. Signed-off-by: Stefano Radaelli Acked-by: Krzysztof Kozlowski Reviewed-by: Peng Fan --- Documentation/devicetree/bindings/arm/fsl.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index b29362cb650f..3c31e5167348 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1614,6 +1614,12 @@ properties: - const: variscite,var-dart-mx91 # Variscite DART-MX91 SOM - const: fsl,imx91 =20 + - description: Variscite VAR-SOM-MX91 based boards + items: + - const: variscite,var-som-mx91-symphony # Variscite VAR-SOM-MX9= 1 on Symphony + - const: variscite,var-som-mx91 # Variscite VAR-SOM-MX91 + - const: fsl,imx91 + - description: Variscite DART-MX93 based boards items: - const: variscite,var-dart-mx93-sonata # Variscite DART-MX93 on= Sonata Development Board --=20 2.47.3 From nobody Mon Jun 15 07:42:00 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E49D53D8119 for ; Wed, 8 Apr 2026 17:40:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775670048; cv=none; b=Z0ZgyBVvlSOXCGjX0dSYQlLI3Au6xGWs4QqJnjPaak+XBOi4/MoB/dIXpv+ThGtxXqsdON6yOS7Or/Rd/LvAQparWyMXnFUT9Q+lELKJwRhjab9UIgQMwkGHzOIfMVkS9LLmqIdJqRyhsTz6IF/kGJ0hSpSWxwlw322vUgZocTk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775670048; c=relaxed/simple; bh=1pu81BgI9OK6HCLjVOz8JDmKgJeZ+G4Py82sT5P+NVc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EJkMRG9gF7iNLnP8fDhcVjE31g/dblIUyAh1GPx/nked20K7rQvxXzq917Do5QeFAC3smrdwNTvD2qXUA+BPvFNy8uBvbppH6eBSfUq+HhgZASv75773estLrWQKoVKBbM7PyXZZv+GPIcs97lXhS2DtYlbjmpFebfhCsUD/E4I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=i5+j3Zd0; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="i5+j3Zd0" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-488c2690057so1047165e9.0 for ; Wed, 08 Apr 2026 10:40:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1775670042; x=1776274842; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=sFEjmWmnECTHcKaVgpVEZDcYNXvt5wvLopnxcjkKsmI=; b=i5+j3Zd0iQHEi0l+LVA7Hp+xkJ14fXusa7qMUXxCXjZBp0ixXKx+oRDSoWdB7VYkdE SMCWQSmqpeWpkIoUxj/NCJVQcjFTaTklfq5jv6J7j/S1XGmDxT4QD+ErirUZwGnqHfaB qDVZfQZo/ygwiSF994rzUiLZqtCsApA4jEl1RZiSuEDMcMDDdwBlhSPMfG/Z/keFsPkB Rb9TPm2s3iqXkr8Ol8HiT+te5w8iIwk3e77u6zwoAncVMr8pOj1+hdDqOR+P7A3sUH0h Cy4SnhueMgj1CXGv6n6as7qC3kjdnR6HFlCV758bDuKXVJG4FWYItXU21DVho5oqHA7v melA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775670042; x=1776274842; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=sFEjmWmnECTHcKaVgpVEZDcYNXvt5wvLopnxcjkKsmI=; b=RCE/VP2ATtNcdcYc+bLrhLWvMyuo0ke0EfAT2r0i3xhmBu6UJwfQdNIKPlNpEvfV5u s+rgFtXZnd6TwFrhG71Yij66N06kF2z46A/ou34Zj+xikVHywAB5YHZWG5EHUbIF1gff nbj/Ko7W87o7IfH9C94WCrnaPml8381Yu0j3Z8NLMHFgWMQT3mQidCT8h59pVLYD4m2Z xnPp4iLrsAztft33t2xfbxib/k1kef+HPJOCBnGTUM37OtuEgLdvSxPfU+pvKAeqsNQv Y2sw1TM5D90+u8yGnyrzCY2I+OcVJr2C+Z2GWOaNaLU37xiD4dc/sjjGCUyYGDBo/Gbn nZUA== X-Gm-Message-State: AOJu0Yy2JOaHB/v79rUCc/P5Wgnnyldss5gQPkMVNKpU9v80jDtuGMRR hD4Es7IM8NVzyUTWGNPTR2NYh299nzcuoz/TFsNESqZpjr5Uzzd2SKDJKfjC7qrq X-Gm-Gg: AeBDies9B4pvH5hnn3Gri3ESmWWI60ZN7nBKUMrkZ2zbYYDHKbRDB8N4P5K4RVMlgpQ xhTiWcykVZ/+XhRrnqxJLOlBVG48FvDW2S5JFXMDG2pcQm4Q6sw4Lkw38yiUP6yEUMSfdsLPgnh 5koTG3lWMQOwXFLlS7iiO2Surl6ekHkb7WtnHknNyOHzE7gu2hwNQgmG8Fugre6hx0kSJm9Hzjb Wx2+9bL4aq2E9hQLkty8KG34qjTPUh5xEUQ15F6bqDQ9yZAkM3/CMpPUm708LWtgZFoc9GJu7XG uqHMP5RAYAATbC5dxnTZBWZJ9NHPXQWFKseyF/h2aNVL49uy/hcA7NwvD/uFYT/wd0cUq88iZPA dhzPzmz2Y9vofLZ00gZQ8PbV19czVpsrvC4QH+hDvdgxdekIc/XRfsh1u1rzBsWjU2wB9vGk5fn rB5VfkGbYbg45IZqU++t30TmgH82JEcsV7RColNdwUNs33l6ShYB97sF5VAsoKcfQ/Lp4r1MWTL CkQifS8UikKzDwt0cPIHZz/fA46PLKkBlSkFQ== X-Received: by 2002:a05:600c:c0dc:b0:485:3193:6ddb with SMTP id 5b1f17b1804b1-488ccf3a0fcmr7996195e9.3.1775670042064; Wed, 08 Apr 2026 10:40:42 -0700 (PDT) Received: from Lord-Beerus.station (net-93-144-20-233.cust.vodafonedsl.it. [93.144.20.233]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43d1e1fe0b0sm61774659f8f.0.2026.04.08.10.40.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Apr 2026 10:40:41 -0700 (PDT) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Shawn Guo , Dario Binacchi , Markus Niebel , Maud Spierings , Alexander Stein , Ernest Van Hoecke , Josua Mayer , Francesco Dolcini , Primoz Fiser Subject: [PATCH v1 2/3] arm64: dts: freescale: Add support for Variscite VAR-SOM-MX91 Date: Wed, 8 Apr 2026 19:39:45 +0200 Message-ID: <1ed7e2100e3feb74c9f0006d5b88e1bba1ad4339.1775669847.git.stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Add device tree support for the Variscite VAR-SOM-MX91 system on module. This SOM is designed to be used with various carrier boards. The module includes: - NXP i.MX91 MPU processor - Up to 2GB of LPDDR4 memory - Up to 128GB of eMMC storage memory - Integrated 10/100/1000 Mbps Ethernet Transceiver - Codec audio WM8904 - WIFI6 dual-band 802.11ax/ac/a/b/g/n with optional 802.15.4 and Bluetooth Only SOM-specific peripherals are enabled by default. Carrier board specific interfaces are left disabled to be enabled in the respective carrier board device trees. Link: https://variscite.com/system-on-module-som/i-mx-9/i-mx-91/var-som-mx9= 1/ Signed-off-by: Stefano Radaelli Reviewed-by: Peng Fan --- .../boot/dts/freescale/imx91-var-som.dtsi | 456 ++++++++++++++++++ 1 file changed, 456 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx91-var-som.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx91-var-som.dtsi b/arch/arm64/= boot/dts/freescale/imx91-var-som.dtsi new file mode 100644 index 000000000000..b30a0d8a81ba --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx91-var-som.dtsi @@ -0,0 +1,456 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Common dtsi for Variscite VAR-SOM-MX91 + * + * Link: https://variscite.com/system-on-module-som/i-mx-9/i-mx-91/var-som= -mx91/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +/dts-v1/; + +#include "imx91.dtsi" + +/{ + model =3D "Variscite VAR-SOM-MX91 module"; + compatible =3D "variscite,var-som-mx91", "fsl,imx91"; + + usdhc3_pwrseq: mmc-pwrseq { + compatible =3D "mmc-pwrseq-simple"; + post-power-on-delay-ms =3D <100>; + power-off-delay-us =3D <10000>; + reset-gpios =3D <&gpio4 14 GPIO_ACTIVE_LOW>, /* WIFI_RESET */ + <&gpio3 7 GPIO_ACTIVE_LOW>; /* WIFI_PWR_EN */ + }; + + sound { + compatible =3D "simple-audio-card"; + simple-audio-card,bitclock-master =3D <&codec_dai>; + simple-audio-card,format =3D "i2s"; + simple-audio-card,frame-master =3D <&codec_dai>; + simple-audio-card,name =3D "wm8904-audio"; + simple-audio-card,routing =3D + "Headphone Jack", "HPOUTL", + "Headphone Jack", "HPOUTR", + "IN2L", "Line In Jack", + "IN2R", "Line In Jack", + "IN1L", "Microphone Jack", + "IN1R", "Microphone Jack"; + simple-audio-card,widgets =3D + "Microphone", "Microphone Jack", + "Headphone", "Headphone Jack", + "Line", "Line In Jack"; + simple-audio-card,mclk-fs =3D <256>; + + codec_dai: simple-audio-card,codec { + sound-dai =3D <&wm8904>; + }; + + simple-audio-card,cpu { + sound-dai =3D <&sai1>; + }; + }; +}; + +&eqos { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&pinctrl_eqos>; + pinctrl-1 =3D <&pinctrl_eqos_sleep>; + /* + * The required RGMII TX and RX 2ns delays are implemented directly + * in hardware via passive delay elements on the SOM PCB. + * No delay configuration is needed in software via PHY driver. + */ + phy-mode =3D "rgmii"; + phy-handle =3D <ðphy0>; + snps,clk-csr =3D <5>; + status =3D "okay"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethphy0: ethernet-phy@0 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0>; + eee-broken-1000t; + reset-gpios =3D <&gpio1 7 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <15000>; + reset-deassert-us =3D <100000>; + }; + }; +}; + +&lpi2c3 { + clock-frequency =3D <400000>; + pinctrl-names =3D "default", "sleep", "gpio"; + pinctrl-0 =3D <&pinctrl_lpi2c3>; + pinctrl-1 =3D <&pinctrl_lpi2c3_gpio>; + pinctrl-2 =3D <&pinctrl_lpi2c3_gpio>; + scl-gpios =3D <&gpio2 29 GPIO_ACTIVE_HIGH>; + sda-gpios =3D <&gpio2 28 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + + pmic@25 { + compatible =3D "nxp,pca9451a"; + reg =3D <0x25>; + + regulators { + buck1: BUCK1 { + regulator-name =3D "BUCK1"; + regulator-min-microvolt =3D <650000>; + regulator-max-microvolt =3D <2237500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay =3D <3125>; + }; + + buck2: BUCK2 { + regulator-name =3D "BUCK2"; + regulator-min-microvolt =3D <600000>; + regulator-max-microvolt =3D <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay =3D <3125>; + }; + + buck4: BUCK4 { + regulator-name =3D "BUCK4"; + regulator-min-microvolt =3D <600000>; + regulator-max-microvolt =3D <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck5: BUCK5 { + regulator-name =3D "BUCK5"; + regulator-min-microvolt =3D <600000>; + regulator-max-microvolt =3D <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck6: BUCK6 { + regulator-name =3D "BUCK6"; + regulator-min-microvolt =3D <600000>; + regulator-max-microvolt =3D <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1: LDO1 { + regulator-name =3D "LDO1"; + regulator-min-microvolt =3D <1600000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo4: LDO4 { + regulator-name =3D "LDO4"; + regulator-min-microvolt =3D <800000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo5: LDO5 { + regulator-name =3D "LDO5"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; + + wm8904: audio-codec@1a { + compatible =3D "wlf,wm8904"; + reg =3D <0x1a>; + #sound-dai-cells =3D <0>; + clocks =3D <&clk IMX93_CLK_SAI1_GATE>; + clock-names =3D "mclk"; + AVDD-supply =3D <&buck5>; + CPVDD-supply =3D <&buck5>; + DBVDD-supply =3D <&buck4>; + DCVDD-supply =3D <&buck5>; + MICVDD-supply =3D <&buck5>; + wlf,drc-cfg-names =3D "default", "peaklimiter", "tradition", + "soft", "music"; + /* + * Config registers per name, respectively: + * KNEE_IP =3D 0, KNEE_OP =3D 0, HI_COMP =3D 1, LO_COMP =3D 1 + * KNEE_IP =3D -24, KNEE_OP =3D -6, HI_COMP =3D 1/4, LO_COMP =3D 1 + * KNEE_IP =3D -42, KNEE_OP =3D -3, HI_COMP =3D 0, LO_COMP =3D 1 + * KNEE_IP =3D -45, KNEE_OP =3D -9, HI_COMP =3D 1/8, LO_COMP =3D 1 + * KNEE_IP =3D -30, KNEE_OP =3D -10.5, HI_COMP =3D 1/4, LO_COMP =3D 1 + */ + wlf,drc-cfg-regs =3D /bits/ 16 <0x01af 0x3248 0x0000 0x0000>, + /bits/ 16 <0x04af 0x324b 0x0010 0x0408>, + /bits/ 16 <0x04af 0x324b 0x0028 0x0704>, + /bits/ 16 <0x04af 0x324b 0x0018 0x078c>, + /bits/ 16 <0x04af 0x324b 0x0010 0x050e>; + /* GPIO1 =3D DMIC_CLK, don't touch others */ + wlf,gpio-cfg =3D <0x0018>, <0xffff>, <0xffff>, <0xffff>; + }; +}; + +&lpspi8 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_lpspi8>; + cs-gpios =3D <&gpio2 12 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +/* BT module */ +&lpuart5 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_lpuart5>, <&pinctrl_bluetooth>; + uart-has-rtscts; + status =3D "okay"; + + bluetooth { + compatible =3D "nxp,88w8987-bt"; + }; +}; + +&sai1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&pinctrl_sai1>; + pinctrl-1 =3D <&pinctrl_sai1_sleep>; + assigned-clocks =3D <&clk IMX93_CLK_SAI1>; + assigned-clock-parents =3D <&clk IMX93_CLK_AUDIO_PLL>; + assigned-clock-rates =3D <12288000>; + fsl,sai-mclk-direction-output; + status =3D "okay"; +}; + +/* eMMC */ +&usdhc1 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc1>; + pinctrl-1 =3D <&pinctrl_usdhc1_100mhz>; + pinctrl-2 =3D <&pinctrl_usdhc1_200mhz>; + bus-width =3D <8>; + non-removable; + status =3D "okay"; +}; + +/* WiFi */ +&usdhc3 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + pinctrl-0 =3D <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>; + pinctrl-1 =3D <&pinctrl_usdhc3_100mhz>, <&pinctrl_usdhc3_wlan>; + pinctrl-2 =3D <&pinctrl_usdhc3_200mhz>, <&pinctrl_usdhc3_wlan>; + pinctrl-3 =3D <&pinctrl_usdhc3_sleep>, <&pinctrl_usdhc3_wlan>; + bus-width =3D <4>; + keep-power-in-suspend; + mmc-pwrseq =3D <&usdhc3_pwrseq>; + non-removable; + wakeup-source; + status =3D "okay"; +}; + +&iomuxc { + pinctrl_bluetooth: bluetoothgrp { + fsl,pins =3D < + MX91_PAD_ENET2_MDIO__GPIO4_IO15 0x51e + >; + }; + + pinctrl_eqos: eqosgrp { + fsl,pins =3D < + MX91_PAD_ENET1_MDC__ENET1_MDC 0x57e + MX91_PAD_ENET1_MDIO__ENET_QOS_MDIO 0x57e + MX91_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0 0x57e + MX91_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1 0x57e + MX91_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2 0x57e + MX91_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3 0x57e + MX91_PAD_ENET1_RXC__ENET_QOS_RGMII_RXC 0x5fe + MX91_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x57e + MX91_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0 0x57e + MX91_PAD_ENET1_TD1__ENET1_RGMII_TD1 0x57e + MX91_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2 0x57e + MX91_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3 0x57e + MX91_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x5fe + MX91_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x57e + MX91_PAD_UART2_TXD__GPIO1_IO7 0x51e + >; + }; + + pinctrl_eqos_sleep: eqos-sleepgrp { + fsl,pins =3D < + MX91_PAD_ENET1_MDC__GPIO4_IO0 0x31e + MX91_PAD_ENET1_MDIO__GPIO4_IO1 0x31e + MX91_PAD_ENET1_RD0__GPIO4_IO10 0x31e + MX91_PAD_ENET1_RD1__GPIO4_IO11 0x31e + MX91_PAD_ENET1_RD2__GPIO4_IO12 0x31e + MX91_PAD_ENET1_RD3__GPIO4_IO13 0x31e + MX91_PAD_ENET1_RXC__GPIO4_IO9 0x31e + MX91_PAD_ENET1_RX_CTL__GPIO4_IO8 0x31e + MX91_PAD_ENET1_TD0__GPIO4_IO5 0x31e + MX91_PAD_ENET1_TD1__GPIO4_IO4 0x31e + MX91_PAD_ENET1_TD2__GPIO4_IO3 0x31e + MX91_PAD_ENET1_TD3__GPIO4_IO2 0x31e + MX91_PAD_ENET1_TXC__GPIO4_IO7 0x31e + MX91_PAD_ENET1_TX_CTL__GPIO4_IO6 0x31e + >; + }; + + pinctrl_lpi2c3: lpi2c3grp { + fsl,pins =3D < + MX91_PAD_GPIO_IO28__LPI2C3_SDA 0x40000b9e + MX91_PAD_GPIO_IO29__LPI2C3_SCL 0x40000b9e + >; + }; + + pinctrl_lpi2c3_gpio: lpi2c3-gpiogrp { + fsl,pins =3D < + MX91_PAD_GPIO_IO28__GPIO2_IO28 0x40000b9e + MX91_PAD_GPIO_IO29__GPIO2_IO29 0x40000b9e + >; + }; + + pinctrl_lpspi8: lpspi8grp { + fsl,pins =3D < + MX91_PAD_GPIO_IO12__GPIO2_IO12 0x31e + MX91_PAD_GPIO_IO13__LPSPI8_SIN 0x31e + MX91_PAD_GPIO_IO14__LPSPI8_SOUT 0x31e + MX91_PAD_GPIO_IO15__LPSPI8_SCK 0x31e + >; + }; + + pinctrl_lpuart5: lpuart5grp { + fsl,pins =3D < + MX91_PAD_DAP_TDO_TRACESWO__LPUART5_TX 0x31e + MX91_PAD_DAP_TDI__LPUART5_RX 0x31e + MX91_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B 0x31e + MX91_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B 0x31e + >; + }; + + pinctrl_sai1: sai1grp { + fsl,pins =3D < + MX91_PAD_SAI1_TXC__SAI1_TX_BCLK 0x31e + MX91_PAD_SAI1_TXFS__SAI1_TX_SYNC 0x31e + MX91_PAD_SAI1_TXD0__SAI1_TX_DATA0 0x31e + MX91_PAD_SAI1_RXD0__SAI1_RX_DATA0 0x31e + MX91_PAD_I2C2_SDA__SAI1_RX_BCLK 0x31e + MX91_PAD_I2C2_SCL__SAI1_RX_SYNC 0x31e + MX91_PAD_UART2_RXD__SAI1_MCLK 0x31e + >; + }; + + pinctrl_sai1_sleep: sai1-sleepgrp { + fsl,pins =3D < + MX91_PAD_SAI1_TXC__GPIO1_IO12 0x31e + MX91_PAD_SAI1_TXFS__GPIO1_IO11 0x31e + MX91_PAD_SAI1_TXD0__GPIO1_IO13 0x31e + MX91_PAD_SAI1_RXD0__GPIO1_IO14 0x31e + MX91_PAD_UART2_RXD__GPIO1_IO6 0x31e + MX91_PAD_I2C2_SDA__GPIO1_IO3 0x31e + MX91_PAD_I2C2_SCL__GPIO1_IO2 0x31e + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins =3D < + MX91_PAD_SD1_CLK__USDHC1_CLK 0x1582 + MX91_PAD_SD1_CMD__USDHC1_CMD 0x1382 + MX91_PAD_SD1_DATA0__USDHC1_DATA0 0x1382 + MX91_PAD_SD1_DATA1__USDHC1_DATA1 0x1382 + MX91_PAD_SD1_DATA2__USDHC1_DATA2 0x1382 + MX91_PAD_SD1_DATA3__USDHC1_DATA3 0x1382 + MX91_PAD_SD1_DATA4__USDHC1_DATA4 0x1382 + MX91_PAD_SD1_DATA5__USDHC1_DATA5 0x1382 + MX91_PAD_SD1_DATA6__USDHC1_DATA6 0x1382 + MX91_PAD_SD1_DATA7__USDHC1_DATA7 0x1382 + MX91_PAD_SD1_STROBE__USDHC1_STROBE 0x1582 + >; + }; + + pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp { + fsl,pins =3D < + MX91_PAD_SD1_CLK__USDHC1_CLK 0x158e + MX91_PAD_SD1_CMD__USDHC1_CMD 0x138e + MX91_PAD_SD1_DATA0__USDHC1_DATA0 0x138e + MX91_PAD_SD1_DATA1__USDHC1_DATA1 0x138e + MX91_PAD_SD1_DATA2__USDHC1_DATA2 0x138e + MX91_PAD_SD1_DATA3__USDHC1_DATA3 0x138e + MX91_PAD_SD1_DATA4__USDHC1_DATA4 0x138e + MX91_PAD_SD1_DATA5__USDHC1_DATA5 0x138e + MX91_PAD_SD1_DATA6__USDHC1_DATA6 0x138e + MX91_PAD_SD1_DATA7__USDHC1_DATA7 0x138e + MX91_PAD_SD1_STROBE__USDHC1_STROBE 0x158e + >; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + fsl,pins =3D < + MX91_PAD_SD1_CLK__USDHC1_CLK 0x15fe + MX91_PAD_SD1_CMD__USDHC1_CMD 0x13fe + MX91_PAD_SD1_DATA0__USDHC1_DATA0 0x13fe + MX91_PAD_SD1_DATA1__USDHC1_DATA1 0x13fe + MX91_PAD_SD1_DATA2__USDHC1_DATA2 0x13fe + MX91_PAD_SD1_DATA3__USDHC1_DATA3 0x13fe + MX91_PAD_SD1_DATA4__USDHC1_DATA4 0x13fe + MX91_PAD_SD1_DATA5__USDHC1_DATA5 0x13fe + MX91_PAD_SD1_DATA6__USDHC1_DATA6 0x13fe + MX91_PAD_SD1_DATA7__USDHC1_DATA7 0x13fe + MX91_PAD_SD1_STROBE__USDHC1_STROBE 0x15fe + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins =3D < + MX91_PAD_SD3_CLK__USDHC3_CLK 0x1582 + MX91_PAD_SD3_CMD__USDHC3_CMD 0x1382 + MX91_PAD_SD3_DATA0__USDHC3_DATA0 0x1382 + MX91_PAD_SD3_DATA1__USDHC3_DATA1 0x1382 + MX91_PAD_SD3_DATA2__USDHC3_DATA2 0x1382 + MX91_PAD_SD3_DATA3__USDHC3_DATA3 0x1382 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { + fsl,pins =3D < + MX91_PAD_SD3_CLK__USDHC3_CLK 0x158e + MX91_PAD_SD3_CMD__USDHC3_CMD 0x138e + MX91_PAD_SD3_DATA0__USDHC3_DATA0 0x138e + MX91_PAD_SD3_DATA1__USDHC3_DATA1 0x138e + MX91_PAD_SD3_DATA2__USDHC3_DATA2 0x138e + MX91_PAD_SD3_DATA3__USDHC3_DATA3 0x138e + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { + fsl,pins =3D < + MX91_PAD_SD3_CLK__USDHC3_CLK 0x15fe + MX91_PAD_SD3_CMD__USDHC3_CMD 0x13fe + MX91_PAD_SD3_DATA0__USDHC3_DATA0 0x13fe + MX91_PAD_SD3_DATA1__USDHC3_DATA1 0x13fe + MX91_PAD_SD3_DATA2__USDHC3_DATA2 0x13fe + MX91_PAD_SD3_DATA3__USDHC3_DATA3 0x13fe + >; + }; + + pinctrl_usdhc3_sleep: usdhc3-sleepgrp { + fsl,pins =3D < + MX91_PAD_SD3_CLK__GPIO3_IO20 0x31e + MX91_PAD_SD3_CMD__GPIO3_IO21 0x31e + MX91_PAD_SD3_DATA0__GPIO3_IO22 0x31e + MX91_PAD_SD3_DATA1__GPIO3_IO23 0x31e + MX91_PAD_SD3_DATA2__GPIO3_IO24 0x31e + MX91_PAD_SD3_DATA3__GPIO3_IO25 0x31e + >; + }; + + pinctrl_usdhc3_wlan: usdhc3-wlangrp { + fsl,pins =3D < + MX91_PAD_ENET2_MDC__GPIO4_IO14 0x51e + MX91_PAD_SD2_RESET_B__GPIO3_IO7 0x51e + >; + }; +}; --=20 2.47.3 From nobody Mon Jun 15 07:42:00 2026 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 249762857EA for ; Wed, 8 Apr 2026 17:40:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775670047; cv=none; b=kuQG8KTWHalxHKon+hlzvubDIXxXsIuWHuCEPkK+TIZm68r76tEL7U6toQp87l8K4Lru31U5zRCrG3+0IM0wX9xJqZATG8XNtxJGzoqIQm7DvrFcR/M4lvPmGJbdOuyOKdo3EFL2o6EW04B2RXw6jSXO7vl0W+z5EnnTTnMAW/E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775670047; c=relaxed/simple; bh=mdiMFRcn8tE+s33EdB4fI0E3plCerbCdlc3Ol3CoJh0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=k6bdIrf4w1LpKLRGys4VT/SZXCxxf7zNUJ08N7geBAc97CeRQmDRhmxu55acf391ZnIeZH3pxBTOBUStGEp0iaFBCzNEmaoKETbHfoY3UHq0kPc9mKmXFHXjWOX0/7EMpLj3p6mQLpSSKCZ9KPOa/judwN7vW8NQ4OvknFEIhKY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PxjjuPfg; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PxjjuPfg" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-43b8982c2f4so46145f8f.2 for ; Wed, 08 Apr 2026 10:40:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1775670043; x=1776274843; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Fz0vzP1D30PokxiYoiKqdXRrwUr+2nbje60yFONn7/A=; b=PxjjuPfgFjmgAsKsdPz++su73pbVvQTkag/ZJXrVsbrqqkKP/9qxQ2x7YI5hJaHOSe IeAeceOrHiPEW71azTIZLLftU/0dn+cUlvkWC4kXfMj8dWlLSYFRnAZhaTrgMufIngNP 8xyRvwJZ7N4zR1tYpLzASNc/LtvSsEW1576kO3QV5oxHhVmVChkKRTUmDaOedJZHqcb4 A4vSD59fciRjGBpzV3uWm/cbcPNx2162egvlYCgKt/kzXr6moGqDeJQOdr/wA5Iivp5z w3cl2I5CSmRrfLyH1M/CAiHWEb9pu8iqWciJocW91Ad1AMT3V4DzzjYywNPgBXMK1QJI +Jxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775670043; x=1776274843; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Fz0vzP1D30PokxiYoiKqdXRrwUr+2nbje60yFONn7/A=; b=Ene+rna2viCRRMsDvAlEUGIxnpBfehuCt/TkZO2S+GfSRTq7gtKaOSmZrT2Q5DtNa0 7a18yUVK1/9fZQCW/y8UoanPjJ4WPWBhabCSvc18srhHtKADzUzVIkSPSbf7zzY8nasZ kVxuoMTCgEy7mGieg9FFRUmunCS5ijPlRytNVHvwOSEeFCZo6dD9yLfZ79X8efkUCuRx fbFAEAtoSsKRx62UxfJWhEerC2Q23K1Qy3vBLN45GPHdpycCtizAVGiGz/MB53DRp3wa uFXCtV2Zq9gHsTX726KflwaJWzKqSrBhfKN+oYFvF2VuaYNpTZy0Zix8Gfrqb1zV5fd0 LVgw== X-Gm-Message-State: AOJu0Yx20dA2mSZ0W5YCjATY3qnfbPB7gebmALi1gZwO4c/WVDOlWxQ/ UkkTX7jb4LFBhGrxgyJOP5hXd5idXW+YXFoN4irAuObwCEevjRX4BCsI406WOX+S X-Gm-Gg: AeBDiesX/IMy54ieB28RtuANwQLBbKfq9bjmIjy+IR4dpBwsKUQUkXiUDo4Q+mNoAgP T4OpJ4b09TvYpLlkAopgUf7rDm7NGvAWcfhQKdXMRz3hABFtPOFvieymthgRQoRblsgkbMGqICY UU6DTK+vivaO6DbJYr/7v21LdGr9pmCHlA8sr1ubPkHLGVWdXBMP5GLVoqB5DRa50FCagd5OSXX XrLRIgnSMIg0f9wfomsbM6Fs85JNgpm9jwaJKwYmYEJXUzgEA55QXcr+3BE8tM3hPN3SNuAL/03 saYygHsZLPuFOv3HDqdU+zDEOWpaAtX/rdcttMHXLNJF/Xr2m0Vtz1bslUS0TePeoupOmTQb6DP 6++q27OiBYEJuatDPpO9QSQ48GRlqrdNhvECKGlotg5Os/jHO1py2AmOCdVsTifoRU5pSBQso1E djRf47vi51Hnxp1XuhkRmlWn/IppSLswaHKE4lMUdEQT8tUTgCS6ACJsHRTCgRVmuUy3Dh0d68D Y/IJ/SgDhH1vWMmt+YG8d3u8JcnPw/mS0WNmQ== X-Received: by 2002:adf:f0d1:0:b0:43d:2fc7:4816 with SMTP id ffacd0b85a97d-43d2fc74868mr19937830f8f.0.1775670043291; Wed, 08 Apr 2026 10:40:43 -0700 (PDT) Received: from Lord-Beerus.station (net-93-144-20-233.cust.vodafonedsl.it. [93.144.20.233]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43d1e1fe0b0sm61774659f8f.0.2026.04.08.10.40.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Apr 2026 10:40:42 -0700 (PDT) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Shawn Guo , Dario Binacchi , Markus Niebel , Maud Spierings , Alexander Stein , Ernest Van Hoecke , Josua Mayer , Francesco Dolcini , Primoz Fiser Subject: [PATCH v1 3/3] arm64: dts: imx91-var-som: Add support for Variscite Symphony board Date: Wed, 8 Apr 2026 19:39:46 +0200 Message-ID: X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Add device tree support for the Variscite Symphony carrier board with the VAR-SOM-MX91 system on module. The Symphony board includes - uSD Card support - USB ports and OTG - Additional Gigabit Ethernet interface - Uart, ADC and I2C interfaces - GPIO Expanders - RTC module - TPM module - CAN peripheral Link: https://variscite.com/carrier-boards/symphony-board/ Signed-off-by: Stefano Radaelli --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../dts/freescale/imx91-var-som-symphony.dts | 527 ++++++++++++++++++ 2 files changed, 528 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx91-var-som-symphony.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index 711e36cc2c99..646176ff95c9 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -449,6 +449,7 @@ imx91-tqma9131-mba91xxca-rgb-cdtech-dc44-dtbs :=3D imx9= 1-tqma9131-mba91xxca.dtb im dtb-$(CONFIG_ARCH_MXC) +=3D imx91-tqma9131-mba91xxca-lvds-tm070jvhg33.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx91-tqma9131-mba91xxca-rgb-cdtech-dc44.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx91-var-dart-sonata.dtb +dtb-$(CONFIG_ARCH_MXC) +=3D imx91-var-som-symphony.dtb =20 dtb-$(CONFIG_ARCH_MXC) +=3D imx93-9x9-qsb.dtb =20 diff --git a/arch/arm64/boot/dts/freescale/imx91-var-som-symphony.dts b/arc= h/arm64/boot/dts/freescale/imx91-var-som-symphony.dts new file mode 100644 index 000000000000..ac9fed58357e --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx91-var-som-symphony.dts @@ -0,0 +1,527 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Variscite Symphony carrier board for VAR-SOM-MX91 + * + * Link: https://variscite.com/carrier-boards/symphony-board/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +/dts-v1/; + +#include +#include "imx91-var-som.dtsi" + +/{ + model =3D "Variscite VAR-SOM-MX91 on Symphony evaluation board"; + compatible =3D "variscite,var-som-mx91-symphony", + "variscite,var-som-mx91", "fsl,imx91"; + + aliases { + ethernet0 =3D &eqos; + ethernet1 =3D &fec; + gpio0 =3D &gpio1; + gpio1 =3D &gpio2; + gpio2 =3D &gpio3; + gpio3 =3D &gpio4; + gpio4 =3D &pca9534; + gpio5 =3D &pca6408; + i2c0 =3D &lpi2c1; + i2c1 =3D &lpi2c2; + i2c2 =3D &lpi2c3; + mmc0 =3D &usdhc1; + mmc1 =3D &usdhc2; + serial0 =3D &lpuart1; + serial1 =3D &lpuart2; + serial2 =3D &lpuart3; + serial3 =3D &lpuart4; + serial4 =3D &lpuart5; + }; + + chosen { + stdout-path =3D &lpuart1; + }; + + gpio-keys { + compatible =3D "gpio-keys"; + + key-back { + label =3D "Back"; + gpios =3D <&pca9534 1 GPIO_ACTIVE_LOW>; + linux,code =3D ; + }; + + key-home { + label =3D "Home"; + gpios =3D <&pca9534 2 GPIO_ACTIVE_LOW>; + linux,code =3D ; + }; + + key-menu { + label =3D "Menu"; + gpios =3D <&pca9534 3 GPIO_ACTIVE_LOW>; + linux,code =3D ; + }; + }; + + gpio-leds { + compatible =3D "gpio-leds"; + + led-hearthbeat { + function =3D LED_FUNCTION_STATUS; + color =3D ; + gpios =3D <&pca9534 0 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + }; + + reg_vref_1v8: regulator-adc-vref { + compatible =3D "regulator-fixed"; + regulator-name =3D "vref_1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + /* + * Needed only for Symphony <=3D v1.5 + */ + reg_fec_phy: regulator-fec-phy { + compatible =3D "regulator-fixed"; + regulator-name =3D "fec-phy"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-enable-ramp-delay =3D <20000>; + gpio =3D <&pca9534 7 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; + + reg_rgb_sel: regulator-rgb-enable { + compatible =3D "regulator-fixed"; + regulator-name =3D "RGBSEL"; + gpio =3D <&pca9534 7 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible =3D "regulator-fixed"; + regulator-name =3D "VSD_3V3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&pca6408 6 GPIO_ACTIVE_HIGH>; + off-on-delay-us =3D <20000>; + enable-active-high; + }; + + reserved-memory { + ranges; + #address-cells =3D <2>; + #size-cells =3D <2>; + + ele_reserved: ele-reserved@87de0000 { + compatible =3D "shared-dma-pool"; + reg =3D <0 0x87de0000 0 0x100000>; + no-map; + }; + + linux,cma { + compatible =3D "shared-dma-pool"; + alloc-ranges =3D <0 0x80000000 0 0x40000000>; + reusable; + size =3D <0 0x10000000>; + linux,cma-default; + }; + }; +}; + +&adc1 { + vref-supply =3D <®_vref_1v8>; + status =3D "okay"; +}; + +/* Use external instead of internal RTC*/ +&bbnsm_rtc { + status =3D "disabled"; +}; + +&eqos { + mdio { + ethphy1: ethernet-phy@5 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <5>; + eee-broken-1000t; + reset-gpios =3D <&pca9534 5 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <10000>; + reset-deassert-us =3D <20000>; + vddio-supply =3D <&vddio1>; + + leds { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@0 { + reg =3D <0>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + + led@1 { + reg =3D <1>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + }; + + vddio1: vddio-regulator { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + }; + }; +}; + +ðphy0 { + leds { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@0 { + reg =3D <0>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + + led@1 { + reg =3D <1>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + }; +}; + +&fec { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&pinctrl_fec>; + pinctrl-1 =3D <&pinctrl_fec_sleep>; + /* + * The required RGMII TX and RX 2ns delays are implemented directly + * in hardware via passive delay elements on the SOM PCB. + * No delay configuration is needed in software via PHY driver. + */ + phy-mode =3D "rgmii"; + phy-handle =3D <ðphy1>; + phy-supply =3D <®_fec_phy>; + status =3D "okay"; +}; + +&flexcan1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_flexcan1>; + status =3D "okay"; +}; + +&lpi2c1 { + clock-frequency =3D <400000>; + pinctrl-names =3D "default", "sleep", "gpio"; + pinctrl-0 =3D <&pinctrl_lpi2c1>; + pinctrl-1 =3D <&pinctrl_lpi2c1_gpio>; + pinctrl-2 =3D <&pinctrl_lpi2c1_gpio>; + scl-gpios =3D <&gpio1 0 GPIO_ACTIVE_HIGH>; + sda-gpios =3D <&gpio1 1 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + + pca9534: gpio@20 { + compatible =3D "nxp,pca9534"; + reg =3D <0x20>; + gpio-controller; + #gpio-cells =3D <2>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_pca9534>; + interrupt-parent =3D <&gpio3>; + interrupts =3D <26 IRQ_TYPE_EDGE_FALLING>; + wakeup-source; + }; + + pca6408: gpio@21 { + compatible =3D "nxp,pcal6408"; + reg =3D <0x21>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_pca6408>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&gpio2>; + interrupts =3D <4 IRQ_TYPE_EDGE_FALLING>; + vcc-supply =3D <®_rgb_sel>; + wakeup-source; + + tpm-enable-hog { + gpio-hog; + gpios =3D <4 GPIO_ACTIVE_HIGH>; + output-high; + line-name =3D "tpm_en"; + }; + }; + + /* USB Type-C Controller */ + ptn5150: typec@3d { + compatible =3D "nxp,ptn5150"; + reg =3D <0x3d>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_ptn5150>; + interrupt-parent =3D <&gpio1>; + interrupts =3D <10 IRQ_TYPE_NONE>; + + port { + typec1_dr_sw: endpoint { + remote-endpoint =3D <&usb1_drd_sw>; + }; + }; + }; + + st33ktpm2xi2c: tpm@2e { + compatible =3D "st,st33ktpm2xi2c", "tcg,tpm-tis-i2c"; + reg =3D <0x2e>; + }; + + /* Capacitive touch controller */ + ft5x06_ts: touchscreen@38 { + compatible =3D "edt,edt-ft5206"; + reg =3D <0x38>; + interrupt-parent =3D <&pca6408>; + interrupts =3D <3 IRQ_TYPE_EDGE_FALLING>; + touchscreen-size-x =3D <800>; + touchscreen-size-y =3D <480>; + touchscreen-inverted-x; + touchscreen-inverted-y; + wakeup-source; + }; + + /* DS1337 RTC module */ + rtc@68 { + compatible =3D "dallas,ds1337"; + reg =3D <0x68>; + }; +}; + +/* pins conflict */ +&lpspi8 { + status =3D "disabled"; +}; + +/* Console */ +&lpuart1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart1>; + status =3D "okay"; +}; + +&tpm4 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&pinctrl_tpm4>; + pinctrl-1 =3D <&pinctrl_tpm4_sleep>; + status =3D "okay"; +}; + +&usbotg1 { + dr_mode =3D "otg"; + hnp-disable; + srp-disable; + adp-disable; + usb-role-switch; + samsung,picophy-pre-emp-curr-control =3D <3>; + samsung,picophy-dc-vol-level-adjust =3D <7>; + status =3D "okay"; + + port { + usb1_drd_sw: endpoint { + remote-endpoint =3D <&typec1_dr_sw>; + }; + }; +}; + +&usbotg2 { + dr_mode =3D "host"; + disable-over-current; + status =3D "okay"; +}; + +/* SD */ +&usdhc2 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 =3D <&pinctrl_usdhc2_sleep>, <&pinctrl_usdhc2_gpio_sleep>; + bus-width =3D <4>; + cd-gpios =3D <&gpio3 00 GPIO_ACTIVE_LOW>; + no-mmc; + no-sdio; + vmmc-supply =3D <®_usdhc2_vmmc>; + status =3D "okay"; +}; + +/* Watchdog */ +&wdog3 { + status =3D "okay"; +}; + +&iomuxc { + pinctrl_fec: fecgrp { + fsl,pins =3D < + MX91_PAD_ENET2_RD0__ENET2_RGMII_RD0 0x57e + MX91_PAD_ENET2_RD1__ENET2_RGMII_RD1 0x57e + MX91_PAD_ENET2_RD2__ENET2_RGMII_RD2 0x57e + MX91_PAD_ENET2_RD3__ENET2_RGMII_RD3 0x57e + MX91_PAD_ENET2_RXC__ENET2_RGMII_RXC 0x5fe + MX91_PAD_ENET2_RX_CTL__ENET2_RGMII_RX_CTL 0x57e + MX91_PAD_ENET2_TD0__ENET2_RGMII_TD0 0x57e + MX91_PAD_ENET2_TD1__ENET2_RGMII_TD1 0x57e + MX91_PAD_ENET2_TD2__ENET2_RGMII_TD2 0x57e + MX91_PAD_ENET2_TD3__ENET2_RGMII_TD3 0x57e + MX91_PAD_ENET2_TXC__ENET2_RGMII_TXC 0x5fe + MX91_PAD_ENET2_TX_CTL__ENET2_RGMII_TX_CTL 0x57e + >; + }; + + pinctrl_fec_sleep: fecsleepgrp { + fsl,pins =3D < + MX91_PAD_ENET2_RD0__GPIO4_IO24 0x51e + MX91_PAD_ENET2_RD1__GPIO4_IO25 0x51e + MX91_PAD_ENET2_RD2__GPIO4_IO26 0x51e + MX91_PAD_ENET2_RD3__GPIO4_IO27 0x51e + MX91_PAD_ENET2_RXC__GPIO4_IO23 0x51e + MX91_PAD_ENET2_RX_CTL__GPIO4_IO22 0x51e + MX91_PAD_ENET2_TD0__GPIO4_IO19 0x51e + MX91_PAD_ENET2_TD1__GPIO4_IO18 0x51e + MX91_PAD_ENET2_TD2__GPIO4_IO17 0x51e + MX91_PAD_ENET2_TD3__GPIO4_IO16 0x51e + MX91_PAD_ENET2_TXC__GPIO4_IO21 0x51e + MX91_PAD_ENET2_TX_CTL__GPIO4_IO20 0x51e + >; + }; + + pinctrl_flexcan1: flexcan1grp { + fsl,pins =3D < + MX91_PAD_PDM_CLK__CAN1_TX 0x139e + MX91_PAD_PDM_BIT_STREAM0__CAN1_RX 0x139e + >; + }; + + pinctrl_lpi2c1: lpi2c1grp { + fsl,pins =3D < + MX91_PAD_I2C1_SCL__LPI2C1_SCL 0x40000b9e + MX91_PAD_I2C1_SDA__LPI2C1_SDA 0x40000b9e + >; + }; + + pinctrl_lpi2c1_gpio: lpi2c1gpiogrp { + fsl,pins =3D < + MX91_PAD_I2C1_SCL__GPIO1_IO0 0x31e + MX91_PAD_I2C1_SDA__GPIO1_IO1 0x31e + >; + }; + + pinctrl_pca6408: pca6408grp { + fsl,pins =3D < + MX91_PAD_GPIO_IO04__GPIO2_IO4 0x31e + >; + }; + + pinctrl_pca9534: pca9534grp { + fsl,pins =3D < + MX91_PAD_CCM_CLKO1__GPIO3_IO26 0x31e + >; + }; + + pinctrl_ptn5150: ptn5150grp { + fsl,pins =3D < + MX91_PAD_PDM_BIT_STREAM1__GPIO1_IO10 0x31e + >; + }; + + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX91_PAD_UART1_RXD__LPUART1_RX 0x31e + MX91_PAD_UART1_TXD__LPUART1_TX 0x31e + >; + }; + + pinctrl_tpm4: tpm4grp { + fsl,pins =3D < + MX91_PAD_GPIO_IO05__TPM4_CH0 0x51e + >; + }; + + pinctrl_tpm4_sleep: tpm4sleepgrp { + fsl,pins =3D < + MX91_PAD_GPIO_IO05__GPIO2_IO5 0x51e + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + MX91_PAD_SD2_CLK__USDHC2_CLK 0x1582 + MX91_PAD_SD2_CMD__USDHC2_CMD 0x1382 + MX91_PAD_SD2_DATA0__USDHC2_DATA0 0x1382 + MX91_PAD_SD2_DATA1__USDHC2_DATA1 0x1382 + MX91_PAD_SD2_DATA2__USDHC2_DATA2 0x1382 + MX91_PAD_SD2_DATA3__USDHC2_DATA3 0x1382 + MX91_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins =3D < + MX91_PAD_SD2_CLK__USDHC2_CLK 0x158e + MX91_PAD_SD2_CMD__USDHC2_CMD 0x138e + MX91_PAD_SD2_DATA0__USDHC2_DATA0 0x138e + MX91_PAD_SD2_DATA1__USDHC2_DATA1 0x138e + MX91_PAD_SD2_DATA2__USDHC2_DATA2 0x138e + MX91_PAD_SD2_DATA3__USDHC2_DATA3 0x138e + MX91_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins =3D < + MX91_PAD_SD2_CLK__USDHC2_CLK 0x15fe + MX91_PAD_SD2_CMD__USDHC2_CMD 0x13fe + MX91_PAD_SD2_DATA0__USDHC2_DATA0 0x13fe + MX91_PAD_SD2_DATA1__USDHC2_DATA1 0x13fe + MX91_PAD_SD2_DATA2__USDHC2_DATA2 0x13fe + MX91_PAD_SD2_DATA3__USDHC2_DATA3 0x13fe + MX91_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; + + pinctrl_usdhc2_sleep: usdhc2sleep-grp { + fsl,pins =3D < + MX91_PAD_SD2_CLK__GPIO3_IO1 0x51e + MX91_PAD_SD2_CMD__GPIO3_IO2 0x51e + MX91_PAD_SD2_DATA0__GPIO3_IO3 0x51e + MX91_PAD_SD2_DATA1__GPIO3_IO4 0x51e + MX91_PAD_SD2_DATA2__GPIO3_IO5 0x51e + MX91_PAD_SD2_DATA3__GPIO3_IO6 0x51e + MX91_PAD_SD2_VSELECT__GPIO3_IO19 0x51e + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins =3D < + MX91_PAD_SD2_CD_B__GPIO3_IO0 0x31e + >; + }; + + pinctrl_usdhc2_gpio_sleep: usdhc2gpiosleep-grp { + fsl,pins =3D < + MX91_PAD_SD2_CD_B__GPIO3_IO0 0x51e + >; + }; +}; --=20 2.47.3