From nobody Sun Apr 5 19:41:39 2026 Received: from CH5PR02CU005.outbound.protection.outlook.com (mail-northcentralusazon11012051.outbound.protection.outlook.com [40.107.200.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 78FCE3DA5BC; Fri, 6 Mar 2026 23:41:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.200.51 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772840518; cv=fail; b=B8pJwQso4vHAZzIStcmiaU+zroXbmrGQcqZsoP9nXS55p+KPYPdla9rBggL31RIhiyfzdvmVQe3cnqt6sD/C6B6jdDm1Z5tLSyQT77vQq8ysaUvesAL4nNB23BPqphCoJ/lf4KlHOqFbnYAPiJeVnI7FtH7tmwfnNqIkn6+sUzk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772840518; c=relaxed/simple; bh=ULOMVU1gz38YoPpJx15ZAXEBs7MCz9wjeWhkagB+W1s=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=mb/GsFbnxwRVr2inutIrmN+IWhyBY2KPdB4AHwfeWqiTOpN5l17HlHUm1nIQkhdrzxD2k7raykCqyhl8HfoyDMeL/aB82zqLmFp+EE9QPSwvsRhuHrkow0sAOVAGSXVA2UIoS7fg1wYspHCj6//GgSiImcRwjnqQybaOmjmTNqQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=uZJUWnAi; arc=fail smtp.client-ip=40.107.200.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="uZJUWnAi" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ow/tiBcNR4sKb4xL2KgMW19TA7GPVTVE816zekwgEAhN/NbOEkt8gWT1f95qh6wtz5hTCF00DAtU0E+NLwfGb3mTLz037zbRrWYlN/22NT7UhOoWdX4McKLMCTgmgmU5uTnHEdYZ8Fvy3zL3LhjWzunGtk7pZy0MIV1Qqn77aoN1uHCPF/1qqMr8S58Sk0doGTnmU+XucxYiqMj4ARBpAFHs6gOA5UEXKcxZsGUyEBCHz454pAqCktqYP9rexi82RRqH6xNbaJlU694v3hiLF4MpcKDxX1GJ2aP+wAlUYjXQy19P0Yb2I5FIPYlhLfw0L2ftTaxrxDmYQ6k4mrUWyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=NHpaw0mfq2Kwi/TO3ExjTH7BS2cxSJWRx/q/NlTbNss=; b=BQLkJof8aKrbtDKyetp6yypSjZVdl5xmwSBDtp8m6l7yfq0OzWshJZ1tAzfwfa+q2JanxcKSvVsAVsykFoEwTJObIT1idSgMeKZCuFv9pg4wC/+5c+7Oi4d0gDTQKIebNkEs3RqxAnYIvhWcZPIvmVli5IBQFUlMwfk6GBVqAxIC1ZRzJydCUs6zFa2JwXDITj87dQfGCtla3tKOd3nQsqqW7JwPhMqeZWiFcOi8yXbWbjgTeL8C7P+mvLuMxtTgI+yWuIpkn61jr8pbSRfzJ9E5qQApv1G+NhAwl19pIIPznmB389UsXCz7C3XwlKHZcLKr5jsCP5mOsc0MUuB4hQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=huawei.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NHpaw0mfq2Kwi/TO3ExjTH7BS2cxSJWRx/q/NlTbNss=; b=uZJUWnAikRvBoSPOo2JfHzJ8k+dsGMch4t3ceCmlHqkf1Sy0obzv2GMye55HG/rrTEsgojqvo3CC2bkQVeoq5SvNCWH594cdGux+z+L8LcGIo8EbVXXJyQrqdoBtyWMNW+h0x2B2ONYuGIUDnUg/+hXZSLijEu1kXQ/8BkxPWqlu52aCYunJqnI59TpHzodrZWoWH6Q/xCxCQ/9tEOEZwNyWcIArFpxFd4v+HW+89SdL9xiwBgKhfwusyDYm7p49eCmpkIkuoDz/Y5TfDCXNbWzB2dvp7PA0kwwiwBN+EdhdB/bCwqpvqHPgv9EMQMprlSstvIYndhaQ8SFGmcoj2w== Received: from SJ0PR03CA0069.namprd03.prod.outlook.com (2603:10b6:a03:331::14) by DS0PR12MB9728.namprd12.prod.outlook.com (2603:10b6:8:226::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9700.5; Fri, 6 Mar 2026 23:41:47 +0000 Received: from SJ1PEPF00001CDF.namprd05.prod.outlook.com (2603:10b6:a03:331:cafe::83) by SJ0PR03CA0069.outlook.office365.com (2603:10b6:a03:331::14) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9678.20 via Frontend Transport; Fri, 6 Mar 2026 23:41:46 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by SJ1PEPF00001CDF.mail.protection.outlook.com (10.167.242.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9678.18 via Frontend Transport; Fri, 6 Mar 2026 23:41:46 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 6 Mar 2026 15:41:33 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 6 Mar 2026 15:41:32 -0800 Received: from Asurada-Nvidia.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Fri, 6 Mar 2026 15:41:31 -0800 From: Nicolin Chen To: , , , CC: , , , , , , , , , , , , Subject: [PATCH v3 1/3] PCI: Allow ATS to be always on for CXL.cache capable devices Date: Fri, 6 Mar 2026 15:41:15 -0800 Message-ID: X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF00001CDF:EE_|DS0PR12MB9728:EE_ X-MS-Office365-Filtering-Correlation-Id: 3d644958-37c0-4d5f-cf0c-08de7bd9edf6 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|7416014|376014|36860700016|1800799024; X-Microsoft-Antispam-Message-Info: J/OwBRnzi48RrPRakbzjCvt+clCJ5E2MljBGLeCz5EkmnCrENt0C3oZi5L7LmAa1rIqc6YYJT1Q5Us3B8z5PNpH6QIH9gYR44ZEavQgZg1HKB/t0aYoN3bLjuqGGJdYRXx1dKqltwI42nPhdmek56+R+20YkOcwsDSx33FnmsHTOuYzL7ljCvZjdKyW3i7eIlEGvYbBwnVuiwv5v6KH1gyE4zErHuwToBr3MPR2qTZMGt49knjc6E91aOPr2tNXNNTMIMkQtCD4IVK/18ujbpUVGAc7uG19xWwIFs2NLHBItsDsOKE0lbyZnZaSCIsqWwtWV0t7ZgF8qPzD+QSBkNX9q8RbkZNAjc5vBRZUnq3W74X4hOr4el+Q0ivbp1w7BloPt8TeWl2/UNoDf8oadu512+KcLC737l/4Vy/yqYkIhoZEHx4wnaAzWMLNp8fwDyBGI+N6ckrs9RJsEslhYC7umwxFL+kXESb7w06SJqplJhOdwa3278GI5BjiML8HSbxl0tE1TjcA+c+n4/Joso1xfFuOmInLXL5iHBcbLI55fqjkzoPICUObQ5G/GnGuSdfRtUI60bJlc3OPF3s+WDjLwu5/ZWqMKIyhDA375QveP2+7DUh860e027t8tPLG4Rj7W7ro8JkVSDJSMSgEiumV9mRWwWhQYTpgRWElRwDB3/OdwO69/FnW8t+AYd6z5HT4XaNmK1HLFDs2n0MJ8fYHYzHdf+NC9Tqw31QQKBvYSVB9/zuij29ErTDoM06Gn/retNl5U74hiwEZyeRsCIw== X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(7416014)(376014)(36860700016)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: hBbW8e6Se1lLQH5wsmrPHs9OzbPTGcJrP+qDNzOHwK3xC0qXGePRr1JigKUeUqUaMyod/9YwL6c4nTRMkbjgFc3X+0Ega/YfEZeWxZhktSTfcy2RTbrClfp9eN+kXyOa92PqgMI6tJxvIWJSx+Ou9V8E4irTlT+uqKYLw5MWT6gtOqC0jtBkZuoDNMIqr4uTVIxS13ThKoDYUNshiMOCqWSksldmnX0laSBw+2GsKqtQqSMMHYr6cwV+lQ1PYpmCGafB2f9irCvnGt2L6Vr8EHf12zmFKTaucixUP/a/bi/ZJbIJcLiqdHqS4s4J4H6X5nnOtbqlOX2hCzgv5tscpLkBYFYvBEwKHIf55y40w5F3e+b7/Ux1iIOEd07Ep0/gmXrq1medxvIcGfJMsiJD8MoF6KV1BOPby37GAxZohARChlH36L3ODvkaKzzE8Wa5 X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2026 23:41:46.3372 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3d644958-37c0-4d5f-cf0c-08de7bd9edf6 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF00001CDF.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR12MB9728 Content-Type: text/plain; charset="utf-8" Controlled by the IOMMU driver, ATS is usually enabled "on demand" when a device requests a translation service from its associated IOMMU HW running on the channel of a given PASID. This is working even when a device has no translation on its RID (i.e., the RID is IOMMU bypassed). However, certain PCIe devices require non-PASID ATS on their RID even when the RID is IOMMU bypassed. Call this "always on". For instance, the CXL spec notes in "3.2.5.13 Memory Type on CXL.cache": "To source requests on CXL.cache, devices need to get the Host Physical Address (HPA) from the Host by means of an ATS request on CXL.io." In other words, the CXL.cache capability requires ATS; otherwise, it can't access host physical memory. Introduce a new pci_ats_always_on() helper for the IOMMU driver to scan a PCI device and shift ATS policies between "on demand" and "always on". Add the support for CXL.cache devices first. Pre-CXL devices will be added in quirks.c file. Note that pci_ats_always_on() validates against pci_ats_supported(), so we ensure that untrusted devices (e.g. external ports) will not be always on. This maintains the existing ATS security policy regarding potential side- channel attacks via ATS. Cc: linux-cxl@vger.kernel.org Suggested-by: Vikram Sethi Suggested-by: Jason Gunthorpe Signed-off-by: Nicolin Chen Acked-by: Nirmoy Das Acked-by: Nirmoy Das Reviewed-by: Jason Gunthorpe Reviewed-by: Jonathan Cameron Reviewed-by: Kevin Tian Tested-by: Nirmoy Das --- include/linux/pci-ats.h | 3 +++ include/uapi/linux/pci_regs.h | 1 + drivers/pci/ats.c | 42 +++++++++++++++++++++++++++++++++++ 3 files changed, 46 insertions(+) diff --git a/include/linux/pci-ats.h b/include/linux/pci-ats.h index 75c6c86cf09dc..d14ba727d38b3 100644 --- a/include/linux/pci-ats.h +++ b/include/linux/pci-ats.h @@ -12,6 +12,7 @@ int pci_prepare_ats(struct pci_dev *dev, int ps); void pci_disable_ats(struct pci_dev *dev); int pci_ats_queue_depth(struct pci_dev *dev); int pci_ats_page_aligned(struct pci_dev *dev); +bool pci_ats_always_on(struct pci_dev *dev); #else /* CONFIG_PCI_ATS */ static inline bool pci_ats_supported(struct pci_dev *d) { return false; } @@ -24,6 +25,8 @@ static inline int pci_ats_queue_depth(struct pci_dev *d) { return -ENODEV; } static inline int pci_ats_page_aligned(struct pci_dev *dev) { return 0; } +static inline bool pci_ats_always_on(struct pci_dev *dev) +{ return false; } #endif /* CONFIG_PCI_ATS */ =20 #ifdef CONFIG_PCI_PRI diff --git a/include/uapi/linux/pci_regs.h b/include/uapi/linux/pci_regs.h index 14f634ab9350d..6ac45be1008b8 100644 --- a/include/uapi/linux/pci_regs.h +++ b/include/uapi/linux/pci_regs.h @@ -1349,6 +1349,7 @@ /* CXL r4.0, 8.1.3: PCIe DVSEC for CXL Device */ #define PCI_DVSEC_CXL_DEVICE 0 #define PCI_DVSEC_CXL_CAP 0xA +#define PCI_DVSEC_CXL_CACHE_CAPABLE _BITUL(0) #define PCI_DVSEC_CXL_MEM_CAPABLE _BITUL(2) #define PCI_DVSEC_CXL_HDM_COUNT __GENMASK(5, 4) #define PCI_DVSEC_CXL_CTRL 0xC diff --git a/drivers/pci/ats.c b/drivers/pci/ats.c index ec6c8dbdc5e9c..cf262eb6e6890 100644 --- a/drivers/pci/ats.c +++ b/drivers/pci/ats.c @@ -205,6 +205,48 @@ int pci_ats_page_aligned(struct pci_dev *pdev) return 0; } =20 +/* + * CXL r4.0, sec 3.2.5.13 Memory Type on CXL.cache notes: to source reques= ts on + * CXL.cache, devices need to get the Host Physical Address (HPA) from the= Host + * by means of an ATS request on CXL.io. + * + * In other world, CXL.cache devices cannot access host physical memory wi= thout + * ATS. + */ +static bool pci_cxl_ats_always_on(struct pci_dev *pdev) +{ + u16 cap =3D 0; + int offset; + + offset =3D pci_find_dvsec_capability(pdev, PCI_VENDOR_ID_CXL, + PCI_DVSEC_CXL_DEVICE); + if (!offset) + return false; + + pci_read_config_word(pdev, offset + PCI_DVSEC_CXL_CAP, &cap); + + return cap & PCI_DVSEC_CXL_CACHE_CAPABLE; +} + +/** + * pci_ats_always_on - Whether the PCI device requires ATS to be always en= abled + * @pdev: the PCI device + * + * Returns true, if the PCI device requires ATS for basic functional opera= tion. + */ +bool pci_ats_always_on(struct pci_dev *pdev) +{ + if (pci_ats_disabled() || !pci_ats_supported(pdev)) + return false; + + /* A VF inherits its PF's requirement for ATS function */ + if (pdev->is_virtfn) + pdev =3D pci_physfn(pdev); + + return pci_cxl_ats_always_on(pdev); +} +EXPORT_SYMBOL_GPL(pci_ats_always_on); + #ifdef CONFIG_PCI_PRI void pci_pri_init(struct pci_dev *pdev) { --=20 2.43.0 From nobody Sun Apr 5 19:41:39 2026 Received: from CH4PR04CU002.outbound.protection.outlook.com (mail-northcentralusazon11013010.outbound.protection.outlook.com [40.107.201.10]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D06413E95B5; Fri, 6 Mar 2026 23:41:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.201.10 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772840520; cv=fail; b=ADZ2Xsks0iqqxZsUZBULPHO3fujzFlWAdelYh8p9DEktxIA1zQ9wNE8gvYDN8Rlibn+MOsUw85PGaw/xhksT+Ex3eaGEt5f2e+rbcer7m97g08MtppThNG/wV61YIFbdK6aeRXK/mPTH5cseeSsxXnXCPxgRTijbyDaGFsOSwxA= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772840520; c=relaxed/simple; bh=YND7cI3RiKD9UMv6E3ivuGlkJJeAPZMbO+GF2n2ok8c=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=aheizy/7TV34WB/D4af8sOBqsP7K8ejLEyN79XvqR7P6nmVVXWuf5VfJuY+/UvEToVtFXXWoMi1TLULDWu/XCYAIFZstquq2DgKTotHKK9SUaHcgmwASANgs1ALznr0OhccBQ5zg9P03JPFqfGClEdVbglbuyzj+5gGZuH+apF0= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=BRlzg2c6; arc=fail smtp.client-ip=40.107.201.10 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="BRlzg2c6" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=BLD+IlU5oK4MmosZIhfuy5/LlVK04k3ZreJL/WnWd2XpaulOST3dZWg/q6dAbO6FI6yxUnlZI8XvfAdG9JRW4xxIyec/oJjxpBX6c1LSQfEQLMUBH6+nMI4ZJJNQL7XOPGCqWY4MWG+Hjz1gLuty7OxyikEivo1i82eXok9LRd4ZgKVD3M+8EAHXnxACuBW2Gw8TRZRk7gAGWnO/V/exHAJBtx+lqtKl7JMLksKFVYjuQgiNgBYx6HwFSyJp/UNX/2sZb92kpX4iyMJXCyBxHUcMYxX4bkrT4TEn2KZSMCnSYrx6lrjNpYNbIf/GFcxbWAUVyuf/Nl4k73adBsG0cg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dIAeS2SDhDN3D2rj4M7gOIYpLMP7babZHNEGc61sqo0=; b=M577/lNnbthUPmh4S4EoTmH1c7x7AHFNXySwba7F2yJnraSB910Rp1Dedg2YHzKu/tl7F0FAEPqgZ1JW3mPpMUJ4m8PZjDU3Tvq8mklETAEsixI0+A3Ns9YA+QpD6qu0ePeY6vvCHpS4LDiPN4//Y0QA0QKfR0F5o7PP0Es5UxUKPolT2OVxdVOEemjPgzAzRchQeczp+Qo8alZbR3unwfmiaPEBPKgwEVLgd9Vr+XmkyLdHBj2Bax5hj+t/AMkprjPCAtIDGlHlBbxGQu2TPgyLtx8LXb9Yl1DI4PXE08ubnEGIGEkajtsa6YcTVOOB7ajkYg9dbWFP6Im9KJ+V8w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=huawei.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dIAeS2SDhDN3D2rj4M7gOIYpLMP7babZHNEGc61sqo0=; b=BRlzg2c6cRrw5HFbUJahl1OYRHdDVh3y5vcoHfPMYf8ilbHOfdblHaW3XIgOABjz0rUGivlvbHscJqQUL1LX3+NcIjU4HLP+gRJYMJ4Q774PUi+aXBPBqPh7G9iO+EtHvv0Uq8h6jVjWbllU0NJoWrLTKzyIfte1Z9N/n0iYQBdbNae5QjhchnSA6dcd8XT3NqtoAA2kM36zz8kiOJowIkiZbiL8HY9s78wC0Xz0Lfmo2D14vGokPCdwfPK82F9tC8bEkrDYYNZMVyvruPjCR9nQ0Gl/JviGZmb1vfkqmhidTG1uhlSG8/Dr0eneuJkFKggYJlAcQlI0cMVpbfAe3A== Received: from SJ0PR13CA0175.namprd13.prod.outlook.com (2603:10b6:a03:2c7::30) by MN2PR12MB4128.namprd12.prod.outlook.com (2603:10b6:208:1dd::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9700.5; Fri, 6 Mar 2026 23:41:51 +0000 Received: from SJ1PEPF00002314.namprd03.prod.outlook.com (2603:10b6:a03:2c7:cafe::b1) by SJ0PR13CA0175.outlook.office365.com (2603:10b6:a03:2c7::30) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9678.19 via Frontend Transport; Fri, 6 Mar 2026 23:41:50 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ1PEPF00002314.mail.protection.outlook.com (10.167.242.168) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9678.18 via Frontend Transport; Fri, 6 Mar 2026 23:41:50 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 6 Mar 2026 15:41:34 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 6 Mar 2026 15:41:34 -0800 Received: from Asurada-Nvidia.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Fri, 6 Mar 2026 15:41:33 -0800 From: Nicolin Chen To: , , , CC: , , , , , , , , , , , , Subject: [PATCH v3 2/3] PCI: Allow ATS to be always on for pre-CXL devices Date: Fri, 6 Mar 2026 15:41:16 -0800 Message-ID: X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF00002314:EE_|MN2PR12MB4128:EE_ X-MS-Office365-Filtering-Correlation-Id: b499e92e-f763-4f9c-4a23-08de7bd9f05c X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|82310400026|1800799024|36860700016; X-Microsoft-Antispam-Message-Info: W2WV7QlWLaK/59di+i/v/PJmh1Q+J+rT8g0BDlt0pZrX1up3zPuceuGzaIJu9sRSN10nKzEEM5R5hKweMO2W/MTGxH7Tvt2b8TmFL5ww4sJ6YTriTVcV/xilyogxWi7EkjwgNqHEiTUt8dehy+qt3UZbqK8VE3YX/GwHYLCdS35z85VZwPIE0TKgZcMvNgDU5BWBpbmZakD/Nvq5nPP+m8/P/Ltg6D/3Z0X+JhFeRN6pLovSRs4c+R0m6k5JygyS5rK2INfmjGvxJ6/RPYOIIyk8c4h6XgX8xLGQJHzccHmaJ64EvFjJV8wplfl+IN2jdNbTepZ/PzGsVk+Lu9yEmsZeSkfD3DlkEFIQEGEMl5NU1l1bYTWLH2gGTbTaZllMyITq2fbp+cZcSlUWRLZ3oDdORRdUXEW5PAFUdGDcvAYzK+jcMP3Ug305q6Vs9GiCI+Nc2Xx7S0tAABbdgSldfaWIK94f0dRbyxXM9EyOA5q6BwHuoCtUO3X3TQQdZ7K9BiMDu67JhxRWLplB6Q34a2hNLDYoG8E24f/mCjsEuq5cQmgaeH5ZhDjNycA6aUuRYw13PlXI0A0+SkuobuI7T7RmxZozvSVyzyU2+lFMxaSIWwjLI2f3l6dgLZZRp5cB49owO4eiDGf2QoxxdfAZFTFbF7NxA2Z82TecIgnB+BelnnczWvpL+4eSs/6AgRmUtyHHGWsJoXunq/AonKloF4dcAx0hpuXN0N6E4wGDvM0HyJonfia0kdDX4y4YkNl3jrlqkHHZjFHyqWPbDjzzsQ== X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(376014)(7416014)(82310400026)(1800799024)(36860700016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: QYWY1w/DklE97ybIxn+7BSms6WhUFWZUfTV0ySA54RmJDDpw69/IasVzqA2UPWC8Ggj2lGBS6HrRSeZRifOj9P3Dd/HCdFdjYjCFCv4iHRiUE3JFE0Du2HVREQ51ZktO1TbSELRiBmeQLZLLIPe0bYJubwBev0p+BBTGI5RrmY1lPL2UmS5KOj7C6Ieam0qn0jZDk9h9XxS6F+5UHDOVthO2Be7NAXMnKPuhCdXBc29n9rbEMw+teTmJAQca5ZEV6ed0YVGiTPmd42BxWCGnaVVBFNLKFOjrQiAfKsXe49DZ9jIO9PUjfy/xWUvTdvf6yV8e04I3fmdMmqYveJj8xGyYd2QDfOx8KbSiVOrDx+oAPxfs02LJMzkWDMtRcph3Yr2Qfa16y6OkeW/f/o36DOvJuwWvhdVilxDErffyckcs5i+l7SduOzMXS7hGe2+Q X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2026 23:41:50.2587 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b499e92e-f763-4f9c-4a23-08de7bd9f05c X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF00002314.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4128 Content-Type: text/plain; charset="utf-8" Some NVIDIA GPU/NIC devices, although don't implement the CXL config space, they have many CXL-like properties. Call this kind "pre-CXL". Similar to CXL.cache capaiblity, these pre-CXL devices also require the ATS function even when their RIDs are IOMMU bypassed, i.e. keep ATS "always on" v.s. "on demand" when a non-zero PASID line gets enabled in SVA use cases. Introduce pci_dev_specific_ats_always_on() quirk function to scan a list of IDs for these device. Then, include it pci_ats_always_on(). Suggested-by: Jason Gunthorpe Signed-off-by: Nicolin Chen Reviewed-by: Jason Gunthorpe Reviewed-by: Jonathan Cameron Reviewed-by: Kevin Tian Reviewed-by: Nirmoy Das Reviewed-by: Nirmoy Das Tested-by: Nirmoy Das --- drivers/pci/pci.h | 9 +++++++++ drivers/pci/ats.c | 3 ++- drivers/pci/quirks.c | 26 ++++++++++++++++++++++++++ 3 files changed, 37 insertions(+), 1 deletion(-) diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h index 13d998fbacce6..13fa71f965900 100644 --- a/drivers/pci/pci.h +++ b/drivers/pci/pci.h @@ -1150,6 +1150,15 @@ static inline int pci_dev_specific_reset(struct pci_= dev *dev, bool probe) } #endif =20 +#if defined(CONFIG_PCI_QUIRKS) && defined(CONFIG_PCI_ATS) +bool pci_dev_specific_ats_always_on(struct pci_dev *dev); +#else +static inline bool pci_dev_specific_ats_always_on(struct pci_dev *dev) +{ + return false; +} +#endif + #if defined(CONFIG_PCI_QUIRKS) && defined(CONFIG_ARM64) int acpi_get_rc_resources(struct device *dev, const char *hid, u16 segment, struct resource *res); diff --git a/drivers/pci/ats.c b/drivers/pci/ats.c index cf262eb6e6890..e6995b536ad4c 100644 --- a/drivers/pci/ats.c +++ b/drivers/pci/ats.c @@ -243,7 +243,8 @@ bool pci_ats_always_on(struct pci_dev *pdev) if (pdev->is_virtfn) pdev =3D pci_physfn(pdev); =20 - return pci_cxl_ats_always_on(pdev); + return pci_cxl_ats_always_on(pdev) || + pci_dev_specific_ats_always_on(pdev); } EXPORT_SYMBOL_GPL(pci_ats_always_on); =20 diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c index 48946cca4be72..21451e62f284e 100644 --- a/drivers/pci/quirks.c +++ b/drivers/pci/quirks.c @@ -5714,6 +5714,32 @@ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1457,= quirk_intel_e2000_no_ats); DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1459, quirk_intel_e2000_no_= ats); DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x145a, quirk_intel_e2000_no_= ats); DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x145c, quirk_intel_e2000_no_= ats); + +static const struct pci_dev_ats_always_on { + u16 vendor; + u16 device; +} pci_dev_ats_always_on[] =3D { + /* NVIDIA GPUs */ + { PCI_VENDOR_ID_NVIDIA, 0x2e12, }, + { PCI_VENDOR_ID_NVIDIA, 0x2e2a, }, + { PCI_VENDOR_ID_NVIDIA, 0x2e2b, }, + /* NVIDIA CX10 Family NVlink-C2C */ + { PCI_VENDOR_ID_MELLANOX, 0x2101, }, + { 0 } +}; + +/* Some pre-CXL devices require ATS on the RID when it is IOMMU-bypassed */ +bool pci_dev_specific_ats_always_on(struct pci_dev *pdev) +{ + const struct pci_dev_ats_always_on *i; + + for (i =3D pci_dev_ats_always_on; i->vendor; i++) { + if (i->vendor =3D=3D pdev->vendor && i->device =3D=3D pdev->device) + return true; + } + + return false; +} #endif /* CONFIG_PCI_ATS */ =20 /* Freescale PCIe doesn't support MSI in RC mode */ --=20 2.43.0 From nobody Sun Apr 5 19:41:39 2026 Received: from PH0PR06CU001.outbound.protection.outlook.com (mail-westus3azon11011059.outbound.protection.outlook.com [40.107.208.59]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 04F9337E2E6; Fri, 6 Mar 2026 23:41:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.208.59 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772840523; cv=fail; b=hbFtB/vrNtLmYlJFgULVpm/46vWnxW633FzuBI3DjKYLOubeZ411T0A1E6N+rL6IgT7Gogp3K3xJtkSZybX0gFclu5OLfDUmxFwf4svzJr2Y5dBdygCEYyNgBa0G+EZvyZOPFlRmtdDWfuUrvWVMhMSBZ5aJNSrp7Vo4VwJ3UxY= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772840523; c=relaxed/simple; bh=R9+dShngQ+9NMJprvaSG9Uv45Zb8sb7lF2aECkUMFdg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=dF2EvCUvfJEqatB0800Bn8tFufObGvCbO85K2wzgU55v2oUpuXV5A6e/WjjcWQUdQgOcbTvXdqIVBss0nPfK+rmZFjfZ/ZW8Y4h+1SSFSsW4yGk+aDIMbHkz2URrAKVo9nHy9HrKZ81IjU+2iFy+C3tcyiqh4tUVq7fMDatX8e4= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=iXo/vAK8; arc=fail smtp.client-ip=40.107.208.59 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="iXo/vAK8" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=j20foTg1pI1vT8bpZ8TD/FsQhXjB4YRcRP4cTu3djLKrBpZ/HWBPP0uo1IlywKVwYB4ttqENo845vT/x/aFQCKFJbZLbXoS2wHpC0yevAmVZcMg1kDF7S5km0PC5sUVq2qiKQPK3e3jqIGtyXC/SR6kvuQaIS9NECCPivoMzteUL8ZKmh+yiVso8Wo1250yfrnRiGAE5XdwAtLn6Dfc8Lv1k1bU7hDYm1g2CZiA82lIvIm0kV3U94jhtW6A/7PcK63TwVYme9DYJOawmrgC3atWqS5k3RiJjsS2e7lNS9csCUnwrfbl8L3ismCwiNgegGco4vUHFXU3wUgT5aM9Fjw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=uCIFdBM1YuCtwa+6IU8DISbQwkjb7xYTIzOJwDaaeu4=; b=WIgkReISLOoNhqgWWlgM5gT6pi49lA4h0/ak6NQlITtU37phZvKB6Dw968XUJcwK9RHDipTgjb/KWiJfTh9s3eESZwpgVFK7QZ/v/TC6vTE8bPIjyVAPx6q1CcVfFnsPJpq3YSuglBPR9h4QZw9b11/3IBcFXiYZEhhy2nqpN/vBfWWAOBCsKPbQrZ+Q0CB5QNtWCrWezH980Q6YXqWJ/iUSD3FLKhB3WrDSawXV6NLopaqrg5gxyR/qYKaReUcnpjI8wnZNxQ887nFjiwM/bLF4EY/FNxNoN5wRwHrRsUY4/cCgRKxqZR/I+Z0DcXSkaAmLk3nODXEykjUzQFM94g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=huawei.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uCIFdBM1YuCtwa+6IU8DISbQwkjb7xYTIzOJwDaaeu4=; b=iXo/vAK8a3VhA+DsA1avi4cf1C64XpoWxT8MnkGmGoiAzC/D1sDiu2SC2xqVLIHyxS+deNCr0/W4JtfrxDYVwVaemLnea6E0S1glHYsybQdiacWaYgCPDm1/FHS38xA0FDWMSe5AjVWE9C7TxjrxnBRWcEWyoTbFPRgotZGlOZSg+lL0+y9XXrHWIazLQFrjgsMxQ/UrgBO+FiRkw7NCdrubOXwwPfagrGGtdXqigX82pse5vxAUyDtczakc5mVvoTFbC3D/Xus4u1Kkey8h+M+JbJcRBzi4Flb7tBdvmrkLcyRLwHSbRh8UskacLLHW5mgw8zsoZ6+xVtWDhk3l1Q== Received: from SJ0PR05CA0154.namprd05.prod.outlook.com (2603:10b6:a03:339::9) by SJ5PPFDF5E260D0.namprd12.prod.outlook.com (2603:10b6:a0f:fc02::9a6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9654.22; Fri, 6 Mar 2026 23:41:51 +0000 Received: from SJ1PEPF00001CDD.namprd05.prod.outlook.com (2603:10b6:a03:339:cafe::bb) by SJ0PR05CA0154.outlook.office365.com (2603:10b6:a03:339::9) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9678.17 via Frontend Transport; Fri, 6 Mar 2026 23:41:50 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by SJ1PEPF00001CDD.mail.protection.outlook.com (10.167.242.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9678.18 via Frontend Transport; Fri, 6 Mar 2026 23:41:51 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 6 Mar 2026 15:41:36 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 6 Mar 2026 15:41:35 -0800 Received: from Asurada-Nvidia.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Fri, 6 Mar 2026 15:41:34 -0800 From: Nicolin Chen To: , , , CC: , , , , , , , , , , , , Subject: [PATCH v3 3/3] iommu/arm-smmu-v3: Allow ATS to be always on Date: Fri, 6 Mar 2026 15:41:17 -0800 Message-ID: <0e8d1ee1557c54943dd15ff836576de4c3aa58b6.1772833963.git.nicolinc@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF00001CDD:EE_|SJ5PPFDF5E260D0:EE_ X-MS-Office365-Filtering-Correlation-Id: 609a9724-0578-4277-1f8f-08de7bd9f0c7 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700016|7416014|376014|82310400026|1800799024|7053199007; X-Microsoft-Antispam-Message-Info: b7YMSoslTGO86cKxDqyh5HoEVFgGk71+wSAg8xXR5DQlzvW3lLkbww1YMXwEPpcNTILIDDbF7G8C7KFl4VTRVDSJGcYmeoQGhmfSvZWwhv6YFMa5rrh33U/h9dkNRLe9EJEZh92ZOzmnC6iawGdL0A/EGNRDononkax5RTz3kuenbOrWbGhYQLTJS5hUjE7MPe9xm0mr6bddmEJKrHgss4lpbpRT9ji6V+mi6Ezlabiw2yg5iLNKsMDDANKXu2DVeW+NwDglWqqUbLgcMjGhqPCgOhYxbnAuwhMKyr+IEPbewLDCfIpsyqo0+0DKUuFGERefs8jeTBoKh5zT225ojvVYSU6AvgFsBe8gydw5H5aQiOuMDATTJM76uV6R5sYC2svm5+te9FhMK7Y1KRlHXZi1q0uwUts1Z8hcXn67D2jmbzeI8PglDMgIjmFhzomEIKZw/W6CD9x5nR4tYwkxeEuqwZzdvjqpNEc2kWCdhHEIg+k4caDVan+5bYrQ3pZV+bz6vJZCqTfnt27ckQsuMUPL/uw9H0pZslZ9BgxchJEw82JFyUYXnIT5YlKPGZqK2yGpDWPo0gND6GE3hv8VyKg/Wdv9kGQOUag/Vxej9f+6strzdTEIzGytjRNflWlm/Urc6ds6wucqy9jG+UOGXb5fPEq+ikPiImrIE2yKWkAkJd1TtwzWdFBdO4+YJKGFbwpnjtm+ZV1PVLfOYBybyfMhwZWKSLSiSugWcXAVHRizQJhy0AA9CFQV9OlS3ncIfXMPnslt3K73CpqH+ggiPw== X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(7416014)(376014)(82310400026)(1800799024)(7053199007);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: k0R8SvDviAXZuG34mSEy4cSjlNwBY0xxZ7TFfBJWFbp1C6c07fQ3M4g35cOYtReNQchfT7Ip2IrvlQ+/FLRKz9OBvsz9i/i77utx/y7OD4qFkebG8QWKC6oV/3OLJ5nSmoPc7b/BbUq9/qE7q3KKVBx9oaxREaW5zOZUcG1oylUDaz3S7xc6v9CxQwhLmxEJl8Y7ROvnTkBQz28RYfwa7h2X3jOhadHZd09oZJtdqHWL5mcMEBgWKGIUOzaXh/rlL1q5kF0e3eZaMAdyBTDnUqGwwUmb+Xvp5pt7Hxi1nvv6k4d2neUfC6cgItbHcJXQvf2X8Km1fPVcfNtHa16vKFaEZq0LO+4SlS0vvOiRnQvZvoW58MvJtjUatbaXMSyCJLFUzdsMERmrvV8KjAvaj55dFNn+vsByiq9cFu8rLy5Jf7im4OclPno1ORj3TGyv X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2026 23:41:51.0492 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 609a9724-0578-4277-1f8f-08de7bd9f0c7 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF00001CDD.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ5PPFDF5E260D0 Content-Type: text/plain; charset="utf-8" When a device's default substream attaches to an identity domain, the SMMU driver currently sets the device's STE between two modes: Mode 1: Cfg=3DTranslate, S1DSS=3DBypass, EATS=3D1 Mode 2: Cfg=3Dbypass (EATS is ignored by HW) When there is an active PASID (non-default substream), mode 1 is used. And when there is no PASID support or no active PASID, mode 2 is used. The driver will also downgrade an STE from mode 1 to mode 2, when the last active substream becomes inactive. However, there are PCIe devices that demand ATS to be always on. For these devices, their STEs have to use the mode 1 as HW ignores EATS with mode 2. Change the driver accordingly: - always use the mode 1 - never downgrade to mode 2 - allocate and retain a CD table (see note below) Note that these devices might not support PASID, i.e. doing non-PASID ATS. In such a case, the ssid_bits is set to 0. However, s1cdmax must be set to a !0 value in order to keep the S1DSS field effective. Thus, when a master requires ats_always_on, set its s1cdmax to minimal 1, meaning the CD table will have a dummy entry (SSID=3D1) that will be never used. Now, for these device, arm_smmu_cdtab_allocated() will always return true, v.s. false prior to this change. When its default substream is attached to an IDENTITY domain, its first CD is NULL in the table, which is a totally valid case. Thus, add "!master->ats_always_on" to the condition. Reviewed-by: Jonathan Cameron Signed-off-by: Nicolin Chen Acked-by: Nirmoy Das Reviewed-by: Jason Gunthorpe Reviewed-by: Kevin Tian Tested-by: Nirmoy Das --- drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 1 + drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 72 ++++++++++++++++++--- 2 files changed, 65 insertions(+), 8 deletions(-) diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h b/drivers/iommu/ar= m/arm-smmu-v3/arm-smmu-v3.h index 3c6d65d36164f..f966d474b61fd 100644 --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h @@ -848,6 +848,7 @@ struct arm_smmu_master { bool ats_enabled : 1; bool ste_ats_enabled : 1; bool stall_enabled; + bool ats_always_on; unsigned int ssid_bits; unsigned int iopf_refcount; }; diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c b/drivers/iommu/ar= m/arm-smmu-v3/arm-smmu-v3.c index 4d00d796f0783..ef98e79b4e75d 100644 --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c @@ -1482,8 +1482,11 @@ void arm_smmu_clear_cd(struct arm_smmu_master *maste= r, ioasid_t ssid) if (!arm_smmu_cdtab_allocated(&master->cd_table)) return; cdptr =3D arm_smmu_get_cd_ptr(master, ssid); - if (WARN_ON(!cdptr)) + if (!cdptr) { + /* Only ats_always_on allows a NULL CD on default substream */ + WARN_ON(!master->ats_always_on || ssid); return; + } arm_smmu_write_cd_entry(master, ssid, cdptr, &target); } =20 @@ -1496,6 +1499,22 @@ static int arm_smmu_alloc_cd_tables(struct arm_smmu_= master *master) struct arm_smmu_ctx_desc_cfg *cd_table =3D &master->cd_table; =20 cd_table->s1cdmax =3D master->ssid_bits; + + /* + * When a device doesn't support PASID (non default SSID), ssid_bits is + * set to 0. This also sets S1CDMAX to 0, which disables the substreams + * and ignores the S1DSS field. + * + * On the other hand, if a device demands ATS to be always on even when + * its default substream is IOMMU bypassed, it has to use EATS that is + * only effective with an STE (CFG=3DS1translate, S1DSS=3DBypass). For su= ch + * use cases, S1CDMAX has to be !0, in order to make use of S1DSS/EATS. + * + * Set S1CDMAX no lower than 1. This would add a dummy substream in the + * CD table but it should never be used by an actual CD. + */ + if (master->ats_always_on) + cd_table->s1cdmax =3D max_t(u8, cd_table->s1cdmax, 1); max_contexts =3D 1 << cd_table->s1cdmax; =20 if (!(smmu->features & ARM_SMMU_FEAT_2_LVL_CDTAB) || @@ -3250,7 +3269,8 @@ static int arm_smmu_blocking_set_dev_pasid(struct iom= mu_domain *new_domain, * When the last user of the CD table goes away downgrade the STE back * to a non-cd_table one, by re-attaching its sid_domain. */ - if (!arm_smmu_ssids_in_use(&master->cd_table)) { + if (!master->ats_always_on && + !arm_smmu_ssids_in_use(&master->cd_table)) { struct iommu_domain *sid_domain =3D iommu_driver_get_domain_for_dev(master->dev); =20 @@ -3274,6 +3294,8 @@ static void arm_smmu_attach_dev_ste(struct iommu_doma= in *domain, .old_domain =3D old_domain, .ssid =3D IOMMU_NO_PASID, }; + bool ats_always_on =3D master->ats_always_on && + s1dss !=3D STRTAB_STE_1_S1DSS_TERMINATE; =20 /* * Do not allow any ASID to be changed while are working on the STE, @@ -3285,7 +3307,7 @@ static void arm_smmu_attach_dev_ste(struct iommu_doma= in *domain, * If the CD table is not in use we can use the provided STE, otherwise * we use a cdtable STE with the provided S1DSS. */ - if (arm_smmu_ssids_in_use(&master->cd_table)) { + if (ats_always_on || arm_smmu_ssids_in_use(&master->cd_table)) { /* * If a CD table has to be present then we need to run with ATS * on because we have to assume a PASID is using ATS. For @@ -3581,6 +3603,40 @@ static void arm_smmu_remove_master(struct arm_smmu_m= aster *master) kfree(master->streams); } =20 +static int arm_smmu_master_prepare_ats(struct arm_smmu_master *master) +{ + bool s1p =3D master->smmu->features & ARM_SMMU_FEAT_TRANS_S1; + unsigned int stu =3D __ffs(master->smmu->pgsize_bitmap); + struct pci_dev *pdev =3D to_pci_dev(master->dev); + int ret; + + if (!arm_smmu_ats_supported(master)) + return 0; + + if (!pci_ats_always_on(pdev)) + goto out_prepare; + + /* + * S1DSS is required for ATS to be always on for identity domain cases. + * However, the S1DSS field is ignored if !IDR0_S1P or !IDR1_SSIDSIZE. + */ + if (!s1p || !master->smmu->ssid_bits) { + dev_info_once(master->dev, + "SMMU doesn't support ATS to be always on\n"); + goto out_prepare; + } + + master->ats_always_on =3D true; + + ret =3D arm_smmu_alloc_cd_tables(master); + if (ret) + return ret; + +out_prepare: + pci_prepare_ats(pdev, stu); + return 0; +} + static struct iommu_device *arm_smmu_probe_device(struct device *dev) { int ret; @@ -3629,14 +3685,14 @@ static struct iommu_device *arm_smmu_probe_device(s= truct device *dev) smmu->features & ARM_SMMU_FEAT_STALL_FORCE) master->stall_enabled =3D true; =20 - if (dev_is_pci(dev)) { - unsigned int stu =3D __ffs(smmu->pgsize_bitmap); - - pci_prepare_ats(to_pci_dev(dev), stu); - } + ret =3D arm_smmu_master_prepare_ats(master); + if (ret) + goto err_disable_pasid; =20 return &smmu->iommu; =20 +err_disable_pasid: + arm_smmu_disable_pasid(master); err_free_master: kfree(master); return ERR_PTR(ret); --=20 2.43.0