From nobody Thu Apr 2 23:53:27 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 54ECE2C11D9 for ; Sun, 15 Feb 2026 08:55:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771145742; cv=none; b=pqu0tnpvxsxGhIJjgTRdDVTeaSeazo+3h1Eb7M/ssfRmoavegnrSAXo7ciPNXC5wCLG9XYNWqaMPJjUZgYepi61TeiR6epXl/49WVpTiiyuWNVpH8jUYrUdwXuveNx/ik5cqj2Fn5NCtlRghzS1/jraI8QXgMghH7jbySpjylZE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771145742; c=relaxed/simple; bh=OQfoIXGtZFrYWHxa3mhQ92dZboNfJ3mUEfwsYMXNjnI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DbwE+oqHUG9OU5hiYE7sOy5BBlq0MQzOTb1lVn7wfvfeUipVXD2WNILNrWjyZ7/HSahnDuEgBOoOLcK8U6ZHM5EgCFAnLwnF11Kvh/BpBI01o5HXLyJiKU9tyAdpprjX5gR2UG50MFjlqb1YdhFuOTmtk57bpfcNQeNNF97FCS4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Q15JUDl/; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Q15JUDl/" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-4806f3fc50bso26897385e9.0 for ; Sun, 15 Feb 2026 00:55:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771145740; x=1771750540; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T8EVs3djMjehVjELOyPKlz6f3ecqc5eYir0MGFdbhOo=; b=Q15JUDl/sbKnLhrUM5tABB72xgXefdsz3aq4nDIv0PQ8JjKf8iozGHbpFFWidFqUKe VXHxiGZznLWAvGNZOuEcM7r1MNUQqBF0yVV2GgljPBw0ZwZb41TdffOjLrHMHBCFkzZ7 0oKTLYXSVVLaRFTU87gEdyuKvzDJ+cRjPlJbcm7DHlNiOn7NBZdph9tYo7ULTeYeEaY1 /bVyMO26bWIluF8oVQ/IEt0r5ePEUDG/OxpsOx6bE9bD4MMdSmY9L6VUCgPdsICqHx9i b6UZM9Tts8SadkKVrCE/t/eamqIoPwzbOxx+3PlDTKqKmEMhbh3Lzv9Sy/eYQuHenmQp 6NYg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771145740; x=1771750540; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=T8EVs3djMjehVjELOyPKlz6f3ecqc5eYir0MGFdbhOo=; b=vekT1kjPaFWE6ITae4N5Weo3agY1O787XuQJyl7aNw8rGuSHoaVJYoqn6iE2jIgw3A LtIP9hK8i7+feUpqbeQPwr3WLncrSvmzGlDZNaenEJhkR/bnbJle705F+4n4ONdCrdxG jOmNYArSCx0hQoIa6kYqn9l7B3htprFXO3FH0cNBGgcAud4u5sitI/K6D/T4kncypb3d Wv2Fanir9OAa82dbEqslEvgVW5MoZ9cci/Rl+SfkIQgdsbLUY+PaGYD+g4DbJiwPvEIk A80WUy/zebDGh58YN3XKwbizEoNH1s/rTgyuYxbMcV3C15LJ+eJISeN1If9OVpZVWKJw 25lw== X-Forwarded-Encrypted: i=1; AJvYcCUvOZp/WxV33r9Lgh1GErkv+nMKapAH02rn+EoyVWciHmRJLZzvogszG6N8q6zV9FKTiaHcHH73MtGjz4I=@vger.kernel.org X-Gm-Message-State: AOJu0YwbZQ/ZfoC59ylX57BPET16yzCg79gbz9GgQNFJO5/wUAyv9Som rW0kwmYT1c+0j1ca1fNp6R9LCGyGYwHkTed7N36ZW7RM443KKL+wVg5b X-Gm-Gg: AZuq6aL9X2yg0ppLNRJCX+RpsGZMKh0JFFhMCB/7kY04SVHrf2ZvQKKqhyR2jhpnE/h 3KvVjos9B8wZcZWflsD4m1GpB/LhjlsK+dAB8/tMoXRDblXVqI9xOploGotHoXPWZsf+ceFPk2X vWPp5ezrt1cEb2yj3yJEPdccGD3L9j4DEY9Izo3laov+4qcdU2yaDt7Ri2mYwnhhRpUobS7NMzO xNGuWBI69N4ig2EYfRjLNSsgr4xr/gNoyKscyVBvm1Zp991TFbatZCOzBFihA1dZPbelKXr9Skw MgHLQc9CY+cQ1lxCjsMmJsQSaDACFFZW0HKj9X9yEL5GwSU3uhXZE3pe+TiGIy3gSmoQXybtuc+ XmOFLQ41emj0Xg+2+q31jKq8SfPqvPubYMUhAaaqUtiBfRk0B1zfh9d5vV9s28TN76iyjaNFQmt eceyS/3yBF1xup6ZYMWlY= X-Received: by 2002:a05:600c:6814:b0:483:43da:6c87 with SMTP id 5b1f17b1804b1-48379c14894mr77535195e9.33.1771145739686; Sun, 15 Feb 2026 00:55:39 -0800 (PST) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4834d5d78cfsm547211675e9.1.2026.02.15.00.55.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 15 Feb 2026 00:55:39 -0800 (PST) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Chun-Kuang Hu , Philipp Zabel , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chunfeng Yun , Vinod Koul , Neil Armstrong , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org Subject: [PATCH 1/4] arm64: dts: mt8167: Reorder nodes according to mmio address Date: Sun, 15 Feb 2026 08:53:53 +0000 Message-ID: X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" In preparation for adding display nodes. No other changes. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- arch/arm64/boot/dts/mediatek/mt8167.dtsi | 68 ++++++++++++------------ 1 file changed, 34 insertions(+), 34 deletions(-) diff --git a/arch/arm64/boot/dts/mediatek/mt8167.dtsi b/arch/arm64/boot/dts= /mediatek/mt8167.dtsi index 2374c0953057..27cf32d7ae35 100644 --- a/arch/arm64/boot/dts/mediatek/mt8167.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8167.dtsi @@ -29,12 +29,6 @@ infracfg: infracfg@10001000 { #clock-cells =3D <1>; }; =20 - apmixedsys: apmixedsys@10018000 { - compatible =3D "mediatek,mt8167-apmixedsys", "syscon"; - reg =3D <0 0x10018000 0 0x710>; - #clock-cells =3D <1>; - }; - scpsys: syscon@10006000 { compatible =3D "mediatek,mt8167-scpsys", "syscon", "simple-mfd"; reg =3D <0 0x10006000 0 0x1000>; @@ -101,18 +95,6 @@ power-domain@MT8167_POWER_DOMAIN_CONN { }; }; =20 - imgsys: syscon@15000000 { - compatible =3D "mediatek,mt8167-imgsys", "syscon"; - reg =3D <0 0x15000000 0 0x1000>; - #clock-cells =3D <1>; - }; - - vdecsys: syscon@16000000 { - compatible =3D "mediatek,mt8167-vdecsys", "syscon"; - reg =3D <0 0x16000000 0 0x1000>; - #clock-cells =3D <1>; - }; - pio: pinctrl@1000b000 { compatible =3D "mediatek,mt8167-pinctrl"; reg =3D <0 0x1000b000 0 0x1000>; @@ -124,12 +106,36 @@ pio: pinctrl@1000b000 { interrupts =3D ; }; =20 + apmixedsys: apmixedsys@10018000 { + compatible =3D "mediatek,mt8167-apmixedsys", "syscon"; + reg =3D <0 0x10018000 0 0x710>; + #clock-cells =3D <1>; + }; + + iommu: m4u@10203000 { + compatible =3D "mediatek,mt8167-m4u"; + reg =3D <0 0x10203000 0 0x1000>; + mediatek,larbs =3D <&larb0>, <&larb1>, <&larb2>; + interrupts =3D ; + #iommu-cells =3D <1>; + }; + mmsys: syscon@14000000 { compatible =3D "mediatek,mt8167-mmsys", "syscon"; reg =3D <0 0x14000000 0 0x1000>; #clock-cells =3D <1>; }; =20 + larb0: larb@14016000 { + compatible =3D "mediatek,mt8167-smi-larb"; + reg =3D <0 0x14016000 0 0x1000>; + mediatek,smi =3D <&smi_common>; + clocks =3D <&mmsys CLK_MM_SMI_LARB0>, + <&mmsys CLK_MM_SMI_LARB0>; + clock-names =3D "apb", "smi"; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + }; + smi_common: smi@14017000 { compatible =3D "mediatek,mt8167-smi-common"; reg =3D <0 0x14017000 0 0x1000>; @@ -139,14 +145,10 @@ smi_common: smi@14017000 { power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; }; =20 - larb0: larb@14016000 { - compatible =3D "mediatek,mt8167-smi-larb"; - reg =3D <0 0x14016000 0 0x1000>; - mediatek,smi =3D <&smi_common>; - clocks =3D <&mmsys CLK_MM_SMI_LARB0>, - <&mmsys CLK_MM_SMI_LARB0>; - clock-names =3D "apb", "smi"; - power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + imgsys: syscon@15000000 { + compatible =3D "mediatek,mt8167-imgsys", "syscon"; + reg =3D <0 0x15000000 0 0x1000>; + #clock-cells =3D <1>; }; =20 larb1: larb@15001000 { @@ -159,6 +161,12 @@ larb1: larb@15001000 { power-domains =3D <&spm MT8167_POWER_DOMAIN_ISP>; }; =20 + vdecsys: syscon@16000000 { + compatible =3D "mediatek,mt8167-vdecsys", "syscon"; + reg =3D <0 0x16000000 0 0x1000>; + #clock-cells =3D <1>; + }; + larb2: larb@16010000 { compatible =3D "mediatek,mt8167-smi-larb"; reg =3D <0 0x16010000 0 0x1000>; @@ -168,13 +176,5 @@ larb2: larb@16010000 { clock-names =3D "apb", "smi"; power-domains =3D <&spm MT8167_POWER_DOMAIN_VDEC>; }; - - iommu: m4u@10203000 { - compatible =3D "mediatek,mt8167-m4u"; - reg =3D <0 0x10203000 0 0x1000>; - mediatek,larbs =3D <&larb0>, <&larb1>, <&larb2>; - interrupts =3D ; - #iommu-cells =3D <1>; - }; }; }; --=20 2.43.0 From nobody Thu Apr 2 23:53:27 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AB3162D0C98 for ; Sun, 15 Feb 2026 08:55:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771145745; cv=none; b=Fo2UqV8pLdZzI8yERAIoQbJIyPNM7oZEOFUQYZ3fnoS68V+vRGgxTeEk/ePva18x1nIlfg3xWMR6eZ5iMWiO4xVgvU2leGZQu9VHathcFPGKMNFAzRtWFqEu9Vu42G+zSneu3RtqH57w35fBTInK26N/ASVnGwaXNVHD2zYDzxk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771145745; c=relaxed/simple; bh=SZsKAVMWdpeywsH111/G0Emn1nIWm1OgmVFEfjwPmmo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=U2AHkPBT98LkE1tIVS3OPTcRTbeSpAZxCroIYP2STfevLACNWl3AUrQWNaYBBIguJbw7scURG/xBcP82BCrRrf2JE5uvOKtdpVg0Y7RA4WR9kA/TtsX+QgV5MT+UDxwnDD7IcawL0/sjFpVTMjbQdvh/sY9cSdvOkyqbmPu7igA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PzTIk8n0; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PzTIk8n0" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-483487335c2so19956125e9.2 for ; Sun, 15 Feb 2026 00:55:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771145742; x=1771750542; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OOuzpPA9uWV8J5AQ3WmBGHEpVL6AtcatIKQ7g9sh6vg=; b=PzTIk8n0RHqIrPxYGL+RgoO4eZFRCagxeAOl4dlwqGYCx3Ra0pK28t84OwOYRHLbwe +gzvfyhrwzEOmG3Y1VotYsG4jSOO9oLsqXtqwYF1Kjw2dNCJCseXO+8ZEnmGBc/gUy6s MZbbJFvujuhrzeJZWwd3IutFrfvY7G3jqJNtuMRVByy3D00HwjGfPnixHZhnG8mRXEp/ KmYJW1ttwGXhJzke8Sa/8VgWDg8pXuxPKng/dqd1LzaysgwcBaRu9+gbrLK5SAZtl4Pl 1XmCkVjI1W7YGRRuJlMr3BpI1SCnuGQpWc++QRHyMxTYv+IMe1zVEohUi1R01leDnwkv jXXQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771145742; x=1771750542; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=OOuzpPA9uWV8J5AQ3WmBGHEpVL6AtcatIKQ7g9sh6vg=; b=ttANrf7r4o5E1dIyLm6l7u/9afrfh/u2GrzOPsUFulCOdCbv0TgClxNrwFjMHw6Uf7 pXmiErZDAvLu5osaugZlPdwXceCWgKqyeQJSPDtgOdVRyknbznQhXsi+wTU+dWUKdCe8 SIrLs5IIzU4wpgP9v6p2/WSrvCy5l74oZkfnjJJVG7FCBdCr+cS1OY7IKn+w43lo4jgs XCzTGwqt3iivF5DC56ew2XEbaQlxIASqgU8nkZztFRKjmghDrYWavf9mZaxJrSVqWCJZ VLQf8MYf/XUFzH4e5a+2Oxf7CmhivAHtmBHem2yZsTV2N6lmI4m6TsQE19CBWm4k/g6o 87Qg== X-Forwarded-Encrypted: i=1; AJvYcCUO3SLVFdkVYeldlL/el/uWg1itgy4TcNFCbeTFCxtzNy5bMVULT1op8hhgfSTZIKgjniRswA0+xTkJQvI=@vger.kernel.org X-Gm-Message-State: AOJu0YwvaVWWPiA1B1diRpvagUhEwdYDq/r3G014hYMboedVexD08Aho mTKzC/4v6cDnZFPCK5RQZ4OF4IcAMd7vxyijt5Nmd2f3MN5ClD5tbOfk X-Gm-Gg: AZuq6aLAWk38oPwvj4LYR9VUy+5uH4FmrsbbvzUiu/HX1O/rLKqos69X7F5UFP7dSmQ 9oEcgF/q66QmaWazGoPPN/ilJkXNJ66+kTBAU66jtKsB0/uismGL7wvrxZKUtz1Blu0DoAFdsnA 8Ne6LIKDvcWwtPVaG2VvSABQ9lTofRJc+HDp3kYF/GdGw81xZ2FnMBkZA0+howlBtd8FjT3Sjig 0PUNtSzyT07/6xgu+IF/EOznYMJbLlMQ+6F//1smoGY8643sFPfDDlwvcWavekmxUqGo+iQJJOC 9o1ewFwBcRn27F6vQvM6oIKFjlMITCK3iWqVbn3zCQoqMZsPejgc93dxqS7eEjEKk+G74aWaMwZ IgLtZwmD+UvAXjzSQLmSyo9bNVtBTGgeKPwDVQeu8921+eCN3W2bLKAc0YghSkppNNMM1zphkSi fbWr1R5Eq0KhGLrec1grw= X-Received: by 2002:a05:600c:a43:b0:477:89d5:fdb2 with SMTP id 5b1f17b1804b1-48373a0808amr107412955e9.14.1771145741816; Sun, 15 Feb 2026 00:55:41 -0800 (PST) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4834d5d78cfsm547211675e9.1.2026.02.15.00.55.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 15 Feb 2026 00:55:41 -0800 (PST) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Chun-Kuang Hu , Philipp Zabel , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chunfeng Yun , Vinod Koul , Neil Armstrong , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org Subject: [PATCH 2/4] dt-bindings: display: mediatek: Add compatibles for MediaTek mt8167 Date: Sun, 15 Feb 2026 08:53:54 +0000 Message-ID: <826d54c75cfd1b8e4713431a9426e89edade9eb2.1771144723.git.l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add compatibles for various display-related blocks of MediaTek mt8167. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/display/mediatek/mediatek,aal.yaml | 1 + .../devicetree/bindings/display/mediatek/mediatek,ccorr.yaml | 4 +++- .../bindings/display/mediatek/mediatek,dither.yaml | 1 + .../devicetree/bindings/display/mediatek/mediatek,dsi.yaml | 5 ++++- .../devicetree/bindings/display/mediatek/mediatek,gamma.yaml | 1 + .../devicetree/bindings/display/mediatek/mediatek,ovl.yaml | 1 + .../devicetree/bindings/display/mediatek/mediatek,rdma.yaml | 1 + .../devicetree/bindings/display/mediatek/mediatek,wdma.yaml | 4 +++- Documentation/devicetree/bindings/phy/mediatek,dsi-phy.yaml | 1 + 9 files changed, 16 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,aa= l.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,aal.ya= ml index daf90ebb39bf..4bbea72b292a 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,aal.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,aal.yaml @@ -33,6 +33,7 @@ properties: - enum: - mediatek,mt2712-disp-aal - mediatek,mt6795-disp-aal + - mediatek,mt8167-disp-aal - const: mediatek,mt8173-disp-aal - items: - enum: diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,cc= orr.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccor= r.yaml index fca8e7bb0cbc..5c5068128d0c 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml @@ -25,7 +25,9 @@ properties: - mediatek,mt8183-disp-ccorr - mediatek,mt8192-disp-ccorr - items: - - const: mediatek,mt8365-disp-ccorr + - enum: + - mediatek,mt8167-disp-ccorr + - mediatek,mt8365-disp-ccorr - const: mediatek,mt8183-disp-ccorr - items: - enum: diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,di= ther.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dit= her.yaml index abaf27916d13..891c95be15b9 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,dither.ya= ml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dither.ya= ml @@ -26,6 +26,7 @@ properties: - mediatek,mt8183-disp-dither - items: - enum: + - mediatek,mt8167-disp-dither - mediatek,mt8186-disp-dither - mediatek,mt8188-disp-dither - mediatek,mt8192-disp-dither diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,ds= i.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.ya= ml index 27ffbccc2a08..bcbde16648c0 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.yaml @@ -25,11 +25,14 @@ properties: - enum: - mediatek,mt2701-dsi - mediatek,mt7623-dsi - - mediatek,mt8167-dsi - mediatek,mt8173-dsi - mediatek,mt8183-dsi - mediatek,mt8186-dsi - mediatek,mt8188-dsi + - items: + - enum: + - mediatek,mt8167-dsi + - const: mediatek,mt2701-dsi - items: - enum: - mediatek,mt6795-dsi diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,ga= mma.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,gamm= a.yaml index 48542dc7e784..ec1054bb06d4 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,gamma.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,gamma.yaml @@ -28,6 +28,7 @@ properties: - items: - enum: - mediatek,mt6795-disp-gamma + - mediatek,mt8167-disp-gamma - const: mediatek,mt8173-disp-gamma - items: - enum: diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,ov= l.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,ovl.ya= ml index 4f110635afb6..679f731f0f15 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,ovl.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,ovl.yaml @@ -23,6 +23,7 @@ properties: oneOf: - enum: - mediatek,mt2701-disp-ovl + - mediatek,mt8167-disp-ovl - mediatek,mt8173-disp-ovl - mediatek,mt8183-disp-ovl - mediatek,mt8192-disp-ovl diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,rd= ma.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,rdma.= yaml index 878f676b581f..cb187a95c11e 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,rdma.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,rdma.yaml @@ -36,6 +36,7 @@ properties: - enum: - mediatek,mt7623-disp-rdma - mediatek,mt2712-disp-rdma + - mediatek,mt8167-disp-rdma - const: mediatek,mt2701-disp-rdma - items: - enum: diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,wd= ma.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,wdma.= yaml index a3a2b71a4523..816841a96133 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,wdma.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,wdma.yaml @@ -24,7 +24,9 @@ properties: - enum: - mediatek,mt8173-disp-wdma - items: - - const: mediatek,mt6795-disp-wdma + - enum: + - mediatek,mt6795-disp-wdma + - mediatek,mt8167-disp-wdma - const: mediatek,mt8173-disp-wdma =20 reg: diff --git a/Documentation/devicetree/bindings/phy/mediatek,dsi-phy.yaml b/= Documentation/devicetree/bindings/phy/mediatek,dsi-phy.yaml index acdbce937b0a..c6d0bbdbe0e2 100644 --- a/Documentation/devicetree/bindings/phy/mediatek,dsi-phy.yaml +++ b/Documentation/devicetree/bindings/phy/mediatek,dsi-phy.yaml @@ -23,6 +23,7 @@ properties: - items: - enum: - mediatek,mt7623-mipi-tx + - mediatek,mt8167-mipi-tx - const: mediatek,mt2701-mipi-tx - items: - enum: --=20 2.43.0 From nobody Thu Apr 2 23:53:27 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CCC002C3757 for ; Sun, 15 Feb 2026 08:55:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771145747; cv=none; b=PCtKLekkgxBA7rs7p97rOru5c6uUL8ThT1kiY85M/y3XELwOqfT3+7Pzfx52BFA+TKVmCe+L5A16ORGKi4O74tXhQJwwBdSEbvS4HfGtM2aSMdOvWiW1tRzchiHz0IQ9SWDAyRLTr3GSz4kvA/ibkIt1N7Pa73Kc9x1QpmtNkww= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771145747; c=relaxed/simple; bh=qfwcnFi77p2rcOG/oSUsUf4wTJFkZNPOsw/D/70PXKc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ezr9OxC6+Addm16W26G6h2Xbpn8lKEteAw941v9qY6AYGEQWdOjRXuGbdnj2Ozn7ANYnGlVXpW6eFaH6N8mppwPl8rU5nn2pCDYFKl0YDXEmaXx0wC7NtlrrFSWD+PvFT7dTka9kcckMkESVkL+J8ddHgSjsV/x/fBvMQCwkZJU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ceWlvB/b; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ceWlvB/b" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-48378136adcso9821515e9.1 for ; Sun, 15 Feb 2026 00:55:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771145744; x=1771750544; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tMkpYF7y2Q4cqPGN71X2yW3ov4J2sqIdlYQITivE9qI=; b=ceWlvB/b29Ywtz8uKixnGMlViOjSyHGxc2tGop5gepcFzKdawQKK278HD/XoMZAVey cYfHavbqBdKbAETI+yQFya9foX09Crgg7snxYB4myTX4zTi/5IpZJDqfYq6LRwL92NNb +NsDyf0abn+GB312SSePI5+TuQ3p2o0MnFPgf/vCQp8759jR7A1djfxfRH/eqGZrAvsr 6AzL+GKEtdtkzJGdAepXGHIkK5MmUT4CyCl/pVRex4jrhxRRwcQDsLuKiU7dgsjQOzrZ RlSFFKHjZVNUPh8D9JnXotVFFTQWu+vf9zNIqRiu7KHwVFdDGgC7+OntnenzJMoOJdvy S5pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771145744; x=1771750544; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=tMkpYF7y2Q4cqPGN71X2yW3ov4J2sqIdlYQITivE9qI=; b=R9vE+Mt5B+UqcnsljGDw+GkI7tukL4ebn4tkg+w/lCgwJ++fMzMGEDNczjllwCJMhy EVtX7G+JdP5/tRACk1b7UOQe9z7MWePKdXBTPo64FMdKWZ79gp2PFzVqWm2k3Its5Zq2 iA1DqFfD82yXTkb8aIwtS0n1o+SZXh60ozewMHLCwcskOodBHMmuItZmUEUsFWqaePyg LbR5DjHfLaUaAc6ZCCY43jX1GkALhMUiekCjJbvxH5cwcA01jaJzZXGKEhiTRXmeM2Wv eqtfnYWBXLf82WNNmAAikhZ9jRlg+i9YiCGdxQ1gSiuX9yp225ghuUY0Y0Se1vUvQpxe bJ9Q== X-Forwarded-Encrypted: i=1; AJvYcCVgXXHs9WQhOu6aKwl5BSam9iQiaFK9Dro7oBSCFPIHw3Qb0VaSkKIQklCtsBsbv2IYraIGcXvst7X8JSI=@vger.kernel.org X-Gm-Message-State: AOJu0Yxuc+1txGegdNH4RVzVzBM+eP7Ly/CnRQf9wTTTp6QaSxStMut1 e/gOQVPOfYBThWdAx3+v/KonG9w0EEkqLu2kK4nzj9Mp/a67DWW32DL0 X-Gm-Gg: AZuq6aJHoFSM2LwwVxiZ0+V2GRU47gMKh0FWTka65zVG0EyXy8gwV6BezeBd9u9FLb1 4d4UL+nVUMuo+wjbE8CpEJG/YmdPPFzwj84RZICsfvi5V+IYZlzfRyuApNH3KSFKx2v+7UUCQ6A 8wJhCznnoD4Pj4qPBtwv8FofwZM8Tyob9Vqzz+BHiJofhyA6xNkG2DlRtQVoJn8a9i20ijGEJaG qCXHonoLtZguWshplIY7dMGA1AJ1prjzOnuKonPUrK88dDfKpcFPt7Tn7jx298vkZjdCjL9XX35 PV/fVWl9FEumhUatYX9QOe20wW7gnvsnVbLWKfNlPqzmpL02rtoDeBnutZrPu1EUBqJvLqMm6mb lH5BLStpvh7kqsHSuJw/ngSAGof1BIH9S4CI6H+ZDLhCfTYLPctZ8Sp+HOkXXbwTwqroLxP+ZX4 nbA+3jWZegGz0QdsYU5DV/XaoDB+J9fw== X-Received: by 2002:a05:600c:609a:b0:483:7020:864 with SMTP id 5b1f17b1804b1-48379c178eamr79445925e9.25.1771145744106; Sun, 15 Feb 2026 00:55:44 -0800 (PST) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4834d5d78cfsm547211675e9.1.2026.02.15.00.55.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 15 Feb 2026 00:55:43 -0800 (PST) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chunfeng Yun , Vinod Koul , Neil Armstrong , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org Subject: [PATCH 3/4] arm64: dts: mediatek: mt8167: Add DRM nodes Date: Sun, 15 Feb 2026 08:53:55 +0000 Message-ID: X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add all the DRM nodes required to get DSI to work on MT8167 SoC. Signed-off-by: Luca Leonardo Scorcia --- arch/arm64/boot/dts/mediatek/mt8167.dtsi | 386 +++++++++++++++++++++++ 1 file changed, 386 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8167.dtsi b/arch/arm64/boot/dts= /mediatek/mt8167.dtsi index 27cf32d7ae35..c6306234e592 100644 --- a/arch/arm64/boot/dts/mediatek/mt8167.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8167.dtsi @@ -16,6 +16,20 @@ / { compatible =3D "mediatek,mt8167"; =20 + aliases { + aal0 =3D &aal; + ccorr0 =3D &ccorr; + color0 =3D &color; + dither0 =3D &dither; + dsi0 =3D &dsi; + gamma0 =3D γ + ovl0 =3D &ovl0; + pwm0 =3D &disp_pwm; + rdma0 =3D &rdma0; + rdma1 =3D &rdma1; + wdma0 =3D &wdma; + }; + soc { topckgen: topckgen@10000000 { compatible =3D "mediatek,mt8167-topckgen", "syscon"; @@ -120,10 +134,371 @@ iommu: m4u@10203000 { #iommu-cells =3D <1>; }; =20 + disp_pwm: pwm@1100f000 { + compatible =3D "mediatek,mt8167-disp-pwm", + "mediatek,mt8173-disp-pwm"; + reg =3D <0 0x1100f000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_PWM_26M>, + <&mmsys CLK_MM_DISP_PWM_MM>; + clock-names =3D "main", + "mm"; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + #pwm-cells =3D <2>; + status =3D "disabled"; + }; + mmsys: syscon@14000000 { compatible =3D "mediatek,mt8167-mmsys", "syscon"; reg =3D <0 0x14000000 0 0x1000>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; #clock-cells =3D <1>; + + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + mmsys_main: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_in>; + }; + + mmsys_ext: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&rdma1_in>; + }; + }; + }; + + ovl0: ovl0@14007000 { + compatible =3D "mediatek,mt8167-disp-ovl"; + reg =3D <0 0x14007000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_OVL0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_OVL0>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + ovl0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&mmsys_main>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + ovl0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&color_in>; + }; + }; + }; + }; + + rdma0: rdma0@14009000 { + compatible =3D "mediatek,mt8167-disp-rdma", + "mediatek,mt2701-disp-rdma"; + reg =3D <0 0x14009000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_RDMA0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA0>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + rdma0_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&dither_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + rdma0_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&dsi_in>; + }; + }; + }; + }; + + rdma1: rdma1@1400a000 { + compatible =3D "mediatek,mt8167-disp-rdma", + "mediatek,mt2701-disp-rdma"; + reg =3D <0 0x1400a000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_RDMA1>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA1>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + rdma1_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&mmsys_ext>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + rdma1_out: endpoint@0 { + reg =3D <0>; + }; + }; + }; + }; + + wdma: wdma0@1400b000 { + compatible =3D "mediatek,mt8167-disp-wdma", + "mediatek,mt8173-disp-wdma"; + reg =3D <0 0x1400b000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_WDMA>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_WDMA0>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + }; + + color: color@1400c000 { + compatible =3D "mediatek,mt8167-disp-color"; + reg =3D <0 0x1400c000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_COLOR>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + color_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + color_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ccorr_in>; + }; + }; + }; + }; + + ccorr: ccorr@1400d000 { + compatible =3D "mediatek,mt8167-disp-ccorr", + "mediatek,mt8183-disp-ccorr"; + reg =3D <0 0x1400d000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_CCORR>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + ccorr_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&color_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + ccorr_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&aal_in>; + }; + }; + }; + }; + + aal: aal@1400e000 { + compatible =3D "mediatek,mt8167-disp-aal", + "mediatek,mt8173-disp-aal"; + reg =3D <0 0x1400e000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_AAL>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + aal_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ccorr_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + aal_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&gamma_in>; + }; + }; + }; + }; + + gamma: gamma@1400f000 { + compatible =3D "mediatek,mt8167-disp-gamma", + "mediatek,mt8173-disp-gamma"; + reg =3D <0 0x1400f000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_GAMMA>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + gamma_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&aal_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + gamma_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&dither_in>; + }; + }; + }; + }; + + dither: dither@14010000 { + compatible =3D "mediatek,mt8167-disp-dither", + "mediatek,mt8183-disp-dither"; + reg =3D <0 0x14010000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_DITHER>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + dither_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&gamma_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + dither_out: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&rdma0_in>; + }; + }; + }; + }; + + dsi: dsi@14012000 { + compatible =3D "mediatek,mt8167-dsi", + "mediatek,mt2701-dsi"; + reg =3D <0 0x14012000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DSI_ENGINE>, + <&mmsys CLK_MM_DSI_DIGITAL>, + <&mipi_tx>; + clock-names =3D "engine", "digital", "hs"; + interrupts =3D ; + phys =3D <&mipi_tx>; + phy-names =3D "dphy"; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + dsi_in: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&rdma0_out>; + }; + }; + + port@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + dsi_out: endpoint@0 { + reg =3D <0>; + }; + }; + }; + }; + + mutex: mutex@14015000 { + compatible =3D "mediatek,mt8167-disp-mutex"; + reg =3D <0 0x14015000 0 0x1000>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; }; =20 larb0: larb@14016000 { @@ -145,6 +520,17 @@ smi_common: smi@14017000 { power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; }; =20 + mipi_tx: dsi-phy@14018000 { + compatible =3D "mediatek,mt8167-mipi-tx", + "mediatek,mt2701-mipi-tx"; + reg =3D <0 0x14018000 0 0x90>; + clocks =3D <&topckgen CLK_TOP_MIPI_26M_DBG>; + clock-output-names =3D "mipi_tx0_pll"; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + status =3D "disabled"; + }; + imgsys: syscon@15000000 { compatible =3D "mediatek,mt8167-imgsys", "syscon"; reg =3D <0 0x15000000 0 0x1000>; --=20 2.43.0 From nobody Thu Apr 2 23:53:27 2026 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0554C2D592D for ; Sun, 15 Feb 2026 08:55:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771145750; cv=none; b=hMOIc8WAntpgwG42JPZOrLHagdZyAOoXHI36e+0sCGCyJ2GUhrVmhckAuAASUVBF583IC/HMMhC4fnSUDiP+y3Q0lrOFLOaKU1LZFfa0SFDnIFyZ+JWgsU5xlTeRuZyUK8RaApuijNm7Io7LBUzbTR0obfhWKBvW8HVYi7boyjc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771145750; c=relaxed/simple; bh=6eZpIZ1mf5KB22ZXb6Ymm1IyaMffdDDS89O69+wRmTQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jAVDUWj1oMiH5NTF21ra0ADLLmesulk6yhyepX6EchBfceoylRJDEgcIB2OmGVknZ6yDXesDUSctusVnkdiRM1Fxlu6ycLoyw1NIZzAaoRcXdTxEnMvqMOrgaJjaWTxsHa0wO2YqCZOiWbS5yljWb/a1ZYbW/JetvQd5/YrRwDw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=av8h30GG; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="av8h30GG" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-4327790c4e9so1625833f8f.2 for ; Sun, 15 Feb 2026 00:55:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771145746; x=1771750546; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=xn0j1K2MWkt0qaJPtZ+aFAPD3v2FfobPnhX1+9/1/mc=; b=av8h30GGBA8f5LOU/aBra86XQhRM1HN5dtNX8HyZDUDD9UWMS6/WQNBsAPzqFn8m0c Px+EVTh3IwRApnTdcsPZ973rOKc93g8vdP+6aGp+AO5qmRpnzrb2tLUHnmwwyAHmJBuW rljAOlAUm3XOLNjDXJuQfzzdV1pFzIqoWPrn3ugusZz2DmG+uxYqmYx3PwEw4HEh3lsX mxBUl4kxbHoKXcuqsn2NrkR495mvxSHrV5DtimEGHocQZ4yKy80rjkZ4Gn8f9ImxGXXY vI/VlsJbg1EwbHl9onIhv/2EPMsU+u4CBYEUklu00zEMLAKxTRU/EMMl+p8KKuolhA/b K7Aw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771145746; x=1771750546; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=xn0j1K2MWkt0qaJPtZ+aFAPD3v2FfobPnhX1+9/1/mc=; b=uUO7WMorzveUx4Tt/Ry3OhZVJ1/4aPgcH0wXM71UkxRqM6BsaYeSoeub7OlYkib1fl yz3ISrgdEn+7oMgYBhwxh+yu7b20j1eNkY61cuIjhjzZUOz37u6qygcENo+YTp0Zfa7i OpF8LgyJljeciLI9ITvkY8VBEQVH9L9UMMPObioujaZPnfT7OLbf1G8tRpa/RWPNjbxq 6PC0nDQqD4Q1R6VFNmXxa1JJJH3KIgj9OD6NhChrCTXTfr0oNIn45WyXNR3g44xD1emr XVSSbj8eHThFotTkffJ8ro9njTXvq+T91VQSnV2sG3ah54lzFpFNJqOA8akc8/CLV6OQ ZQfQ== X-Forwarded-Encrypted: i=1; AJvYcCWaKP1ltTjlqNno4koGNaq29FLxhvULHRC/Pql+c6yf4m7kOyst3OaObKu0XEcDaYLNM73i5RvAt+kGJoE=@vger.kernel.org X-Gm-Message-State: AOJu0YwND3CulZo09hiZ3ZnuJPSKaV5KOGHa4zR2B0SelSDjkTJXOFcl /5h977xyNtWHVe1slO46WHWHs2zJpZ0ZNCox2OlyJz7HlDjOlbmqLSHi X-Gm-Gg: AZuq6aKLeTdyTV+HBQp5pa/I9JlBhvV/r0uEKt8XWNeDxiQwNHu1TrwpM3xTVac5gVp HJNXIKmWaqMAkloAoBLQepNqZkaC6B6ARIOe0lHR9B9JAvtSBQ1OVePcd8buBS3PMkETtcN9yg0 BVyDbDuf5qtE+AdmjC+Sc/rsjF/XRBxru+MISWGVzQzWHops8dqD0byXrHEEMa6KxJuQ4JN9gr/ /35+wK8nLTBDiFAn+EyQujj0livej1vsX4MMjQcHy4gs28e1/L2SFh5gxBbXAv1JCqWl49HdKT2 ZT1Y80mwSIQkilvSc7OBoiD0Dckav0LSPDEjjeXdQBWrJ+zRqxPIjnCPwoO6sSzLa1cjN1rt2m8 YP1k60W7a3oifp9s0eUA8aDb0O6q8whgYvYvT1yz+UJsC0Y77k1UXNqGditaQpGrq9FaCCJ1wX9 sY9g03OlxERDMIr9Q1MW8= X-Received: by 2002:a05:600c:870b:b0:483:6f37:1b56 with SMTP id 5b1f17b1804b1-48371051b15mr146178135e9.10.1771145746214; Sun, 15 Feb 2026 00:55:46 -0800 (PST) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4834d5d78cfsm547211675e9.1.2026.02.15.00.55.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 15 Feb 2026 00:55:45 -0800 (PST) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Val Packett , Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chunfeng Yun , Vinod Koul , Neil Armstrong , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org Subject: [PATCH 4/4] gpu: drm: mediatek: ovl: add specific entry for mt8167 Date: Sun, 15 Feb 2026 08:53:56 +0000 Message-ID: X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Val Packett While this configuration is otherwise identical to mt8173, according to Android kernel sources, this SoC does need smi_id_en. Signed-off-by: Val Packett Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c b/drivers/gpu/drm/medi= atek/mtk_disp_ovl.c index e0236353d499..97a899e4bd99 100644 --- a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c +++ b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c @@ -671,6 +671,16 @@ static const struct mtk_disp_ovl_data mt2701_ovl_drive= r_data =3D { .num_formats =3D ARRAY_SIZE(mt8173_formats), }; =20 +static const struct mtk_disp_ovl_data mt8167_ovl_driver_data =3D { + .addr =3D DISP_REG_OVL_ADDR_MT8173, + .gmc_bits =3D 8, + .layer_nr =3D 4, + .fmt_rgb565_is_0 =3D true, + .smi_id_en =3D true, + .formats =3D mt8173_formats, + .num_formats =3D ARRAY_SIZE(mt8173_formats), +}; + static const struct mtk_disp_ovl_data mt8173_ovl_driver_data =3D { .addr =3D DISP_REG_OVL_ADDR_MT8173, .gmc_bits =3D 8, @@ -742,6 +752,8 @@ static const struct mtk_disp_ovl_data mt8195_ovl_driver= _data =3D { static const struct of_device_id mtk_disp_ovl_driver_dt_match[] =3D { { .compatible =3D "mediatek,mt2701-disp-ovl", .data =3D &mt2701_ovl_driver_data}, + { .compatible =3D "mediatek,mt8167-disp-ovl", + .data =3D &mt8167_ovl_driver_data}, { .compatible =3D "mediatek,mt8173-disp-ovl", .data =3D &mt8173_ovl_driver_data}, { .compatible =3D "mediatek,mt8183-disp-ovl", --=20 2.43.0