From nobody Sat Feb 7 17:55:17 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3705329A9E9 for ; Wed, 28 Jan 2026 09:54:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594048; cv=none; b=XrMNBY4XagBc7XqOW00EUc0Bgii13WbwB6Tnd+BgaToJ+xVIg1ukg3Yrgv9VAMPRm2TVhWGpGTriASvmBCEzm7sWF76y4yA8qECLfRvTiAq5M9kUPutxhh9RR809F8wRR2GZBYI6afJAYQYdbPCd2oxmj0rF+EGiU9F12gPCmSg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594048; c=relaxed/simple; bh=iUYNzaQn+dgqqmhuq2Vji7cyU4pKHLtBGG8gHzmw9NM=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=l/Tp0ZVw8Ut41PhP+zMKbYr9y8rTBbQkj8ych4iMg5Bs6m3x902Bml4qpZiZrGXnunOxWiVtzsAac+9tKeyJCuRgn7CtiYSDcbz/BhL0FXx89FloJ0kod6O89wrp+n1Sq5Qz3iBKf3Ov4bnzMTyw6ZJM4vsOo40872dK+2miIio= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=SyWryHYQ; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="SyWryHYQ" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-48039fdc8aeso35033995e9.3 for ; Wed, 28 Jan 2026 01:54:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769594045; x=1770198845; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=/27C/CNBZB5U2mainQlNU7Fdsq/MruiST5P1Ff/65Ew=; b=SyWryHYQuKNBzalXBLMos7RsCjeBesQqIc4mQFkD50uKKKN49ufwSG5eYB/tDNkDCY VDtERV/SdQtK0/OpSFiTMZnqAgSfYynu9Pzjy+vKN426Rf9+Ls0oZcaROKdutaMy69qU lhQk+u6u1qCtCrnoccEa/1nONZxoVlVNTvJ2XuGS9bbKA1gRbeSuVx3hvSqC4w8SGfJw nWI6waavJza0Pzo5dHS7q9oidWjcZU7wPJHNusLQbtkZJBMPNNpstRGICwaBrYcO4TP6 wOkXgi6oP0Pp8pvV4OvEPo3Sl3tCvrVAGLSM8EfgAlz75FHfGlNrvDtJaZCJk4qp8aUX 5tMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769594045; x=1770198845; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/27C/CNBZB5U2mainQlNU7Fdsq/MruiST5P1Ff/65Ew=; b=q0h6Bf16rRSidgUFZvFEyOOY1uaw44+kTiEf18Ol4clDzSwUq17IcGsyTyZYXXYkif /3LgIt00KQ0B7JznG8DfVti/N6Nx2Fxaet7w+oiMrHXfqYha9sJ9rIL8tHDz+M5vA6sG 4Y+cIIYJ5Ia0TUBOaeZlDf82lRZ4sO838btnapqerqz8JbYyHXU7m5g4DrS+1dI1nY+a BFaKRL7vdCky8WSjTyqfdsCxQzxzx4rEPrhIKRIChEph5Se9fHn2mHtC9SBgk8irNU6i Y3GWBTn+Opq+1DvMu/D6Uw2ky3BgzCkLDTAJbzDWdtC+TkUUVSJaiVf0RCTYp+GUqH6H Rrog== X-Forwarded-Encrypted: i=1; AJvYcCWdoXhG1yeeXF9+7l4O+zfhJ8z9aSagORyz6PcqpSKT2vKRaNTf6m6KRp6x2n8WrRbl0vblYCBu6gsxZoQ=@vger.kernel.org X-Gm-Message-State: AOJu0Ywi3RAjZE4/TL8Px19oPlEfaS+jE/B/4r1iR3+VUFXwosV5sm4Z K/02OsXwQgpaj67zFWa6bRK/TiMKhfGuLK9eZ7x1VULRWicKBWt2QTiPcfuB6THHm+8= X-Gm-Gg: AZuq6aIVqhNUyIOYpmGgUAwpMlyCneLsA+ts02XAD5QPhRznpWn8gFCVEj9mKOErcVe zvHXRKU8mFJ2jyPEQGyxyeBJG4O7G9GiLR8pyfHCUHkF1AcLA080ZCInGV+QfR9T4AiAZvQK2S5 OCU6liuxEBTBesk/TvrIq9mTdWGjHfsNCBLLE93iXZdEuxkDAB4lISMAodPD9L2tQr1faoact1Z 2PlEbDCUywA4hlGfVUIgmUY6bPGQ7kM5PVPjoIqqOLQgyzcTikj/DB7dItU3L0bbcXdt6j144qj HyLCTtZtbHfG5Vkw1VhBL9FV4wzvkIzw6q5D0i7+AIHDOyhUcSFmuGLsCO7uFuGpSgxerP9udLt TJdHzDWeVF2zCFboVZGo5JP12o723RuxRXirCIW68Cdel5aEMdV+Z5TiuZavcDYUgRHC3pjzcs4 p+ko/jLs8M/wLV/Zr5 X-Received: by 2002:a05:600c:458a:b0:47b:e2a9:2bd7 with SMTP id 5b1f17b1804b1-48069c6970fmr53235125e9.19.1769594045452; Wed, 28 Jan 2026 01:54:05 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4806ce4c3d1sm51986545e9.9.2026.01.28.01.54.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 01:54:05 -0800 (PST) Date: Wed, 28 Jan 2026 12:54:01 +0300 From: Dan Carpenter To: Jan Petrous Cc: s32@nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Maxime Coquelin , Alexandre Torgue , netdev@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org, imx@lists.linux.dev Subject: [PATCH v5 1/3] net: stmmac: s32: use a syscon for S32_PHY_INTF_SEL_RGMII Message-ID: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" On the s32 chipsets the GMAC_0_CTRL_STS register is in GPR region. Originally, accessing this register was done in a sort of ad-hoc way, but we want to use the syscon interface to do it. This is a little bit ugly because we have to maintain backwards compatibility to the old device trees so we have to support both ways to access this register. Signed-off-by: Dan Carpenter Reviewed-by: Jan Petrous (OSS) --- v5: Return an error if regmap_write() fails v4: no change v3: no change v2: Fix forward porting bug. s/PHY_INTF_SEL_RGMII/S32_PHY_INTF_SEL_RGMII/ .../net/ethernet/stmicro/stmmac/dwmac-s32.c | 28 +++++++++++++++---- 1 file changed, 22 insertions(+), 6 deletions(-) diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c b/drivers/net/= ethernet/stmicro/stmmac/dwmac-s32.c index 5a485ee98fa7..af594a096676 100644 --- a/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c @@ -11,12 +11,14 @@ #include #include #include +#include #include #include #include #include #include #include +#include #include =20 #include "stmmac_platform.h" @@ -32,6 +34,8 @@ struct s32_priv_data { void __iomem *ioaddr; void __iomem *ctrl_sts; + struct regmap *sts_regmap; + unsigned int sts_offset; struct device *dev; phy_interface_t *intf_mode; struct clk *tx_clk; @@ -40,11 +44,17 @@ struct s32_priv_data { =20 static int s32_gmac_write_phy_intf_select(struct s32_priv_data *gmac) { - writel(S32_PHY_INTF_SEL_RGMII, gmac->ctrl_sts); + int ret =3D 0; + + if (gmac->ctrl_sts) + writel(S32_PHY_INTF_SEL_RGMII, gmac->ctrl_sts); + else + ret =3D regmap_write(gmac->sts_regmap, gmac->sts_offset, + S32_PHY_INTF_SEL_RGMII); =20 dev_dbg(gmac->dev, "PHY mode set to %s\n", phy_modes(*gmac->intf_mode)); =20 - return 0; + return ret; } =20 static int s32_gmac_init(struct device *dev, void *priv) @@ -125,10 +135,16 @@ static int s32_dwmac_probe(struct platform_device *pd= ev) "dt configuration failed\n"); =20 /* PHY interface mode control reg */ - gmac->ctrl_sts =3D devm_platform_get_and_ioremap_resource(pdev, 1, NULL); - if (IS_ERR(gmac->ctrl_sts)) - return dev_err_probe(dev, PTR_ERR(gmac->ctrl_sts), - "S32CC config region is missing\n"); + gmac->sts_regmap =3D syscon_regmap_lookup_by_phandle_args(dev->of_node, + "nxp,phy-sel", 1, &gmac->sts_offset); + if (gmac->sts_regmap =3D=3D ERR_PTR(-EPROBE_DEFER)) + return PTR_ERR(gmac->sts_regmap); + if (IS_ERR(gmac->sts_regmap)) { + gmac->ctrl_sts =3D devm_platform_get_and_ioremap_resource(pdev, 1, NULL); + if (IS_ERR(gmac->ctrl_sts)) + return dev_err_probe(dev, PTR_ERR(gmac->ctrl_sts), + "S32CC config region is missing\n"); + } =20 /* tx clock */ gmac->tx_clk =3D devm_clk_get(&pdev->dev, "tx"); --=20 2.51.0 From nobody Sat Feb 7 17:55:17 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B615B34AB05 for ; Wed, 28 Jan 2026 09:54:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594055; cv=none; b=TEY9CqlZO3kmQVb1trGIhp5WJw7K7A09l3Ak5eNWt7e8QGMlcJ+U7WdQdh9r6fDylCaCIKLuV7fO72DSKEM6lrlUxXbfqqaL7kRwoHbkCzR5V5oCuYAWTtmc0CA+zaI1akmg9nXXfjFjWHRHwIHkqPfwhf0wGimxyV1ueWm6NGs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594055; c=relaxed/simple; bh=sDkMjLbL7aCDVYJJrKBs5NYrhqwGriqYfTTJkhobZGc=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition:In-Reply-To; b=lSeJvVGpWqyATvAmGey5m9ga5t0iHcAESMkTs/GDhangEk5zWhO2FSMZU7mlDdw+JFogHbKK7HVGQFTk/8nXJYN095EkSLSjhkxwB8JTBxdWrONMvcT9fy5UaJLAbawqOfKYRsvfhGWjs1tly+TnQTUzrPNzaHUXZhqmKwR3D/g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=VJ5flX3t; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="VJ5flX3t" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-47edd6111b4so74975625e9.1 for ; Wed, 28 Jan 2026 01:54:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769594052; x=1770198852; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:message-id:subject:cc :to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=3m7FAnijbp9arjCJzyAV5hHlJTCfqdJrtfHXLh9EXis=; b=VJ5flX3t0W7Ptf0bVo5dH5+0u78jwXgWDmEcB/tc44Xuf6vZ5wo3J6rmDB0cGw0I54 HLHvwn4DriG7TCApr/DSpJyr0rRVxIubeRPd53XA6LD9K7WYjh5H/KdOdiRb1mh12K0o Ql75C48N/5vCPQDMTS2lo5xhyFxUx6GX5Lfu3qGBW1Ttjo0LRPy8GYQLmWPjIfykauBz ZmttWkCjB28zM4k0EcoJSVOGtZbadX6r1LUtCIy67AOYJKxi6tB3kMm1k/vEnQzrcZl3 SvjfgaJgPELWPosK6QKIyJ5cKT5vTrL/XpTn533nNJ8XHwCtB4UoOmIX3qdS8UERXrqa 6IQg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769594052; x=1770198852; h=in-reply-to:content-disposition:mime-version:message-id:subject:cc :to:from:date:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=3m7FAnijbp9arjCJzyAV5hHlJTCfqdJrtfHXLh9EXis=; b=K1oqHRSh4QnXbCHUr+O/lVoR5E5SCtnGSPTPzhytn0XlO5J/hwLeL6e3K90GWxf21m n39QOK2v/VQ2be41t19Lte+bv1PLdkJ29Yng9Kbs1IWb/TP92KEpQjTncDw+vCW29dNn 6NAYPjKW+ZXKsI5ypTngesunHKoVTnLJMP1t+SlwIX/uV7zZVyskNRKHUSiTbwc7Duua CQ7lkgAxKjkUoIKRHI87fMd6qW5Ew5Orfvy8PwT0nlbWrQQ5h2UQjjHB/ZzeqOdksGxX 9n6f4N2mXdYL5wcF7GQ5R7UDpcvLB2nz53DBQ6fLkR4GBqA4mU+Bb2e8UzPI237sjFBj gf6g== X-Forwarded-Encrypted: i=1; AJvYcCW86EuzACFOf/7FmMvJ1jQ9r/dQkyJt6LcfHMd3wT0iwkpzX5BTDCW7cfnaRrJsP2Q2b1Iu/sVadjxvuaw=@vger.kernel.org X-Gm-Message-State: AOJu0YyHc44C7fddUpBM4hwzdxB4ZTa/LuR2Lk+cnTLF0Igi5saQS2Lm CUXC9MrsR8pGiHO2t0pkFkgjJwjLiQb6A5F8h+OKChnfwav/GbaGyAfpX3SENXQfM8Q= X-Gm-Gg: AZuq6aLX/pYCqB1R/+M4EsjJvfkWhoxVN50D6k4DzFPWvSkmjx77v94Zbom7rojtJJN V7z6NsnnyAf0bLVfl/edZtRywDm/XmWoFKdGmcUgAI9MD4xs6Mw8sRrVceSt3NIYNrtGVauYhYC U8uDhs/9AFll9/+aofzZ/SYSPUSGwEBI2kLRPqmwBPCvEFqcqHJ3K2jNxkYyU+68gZnDg9Sfgal hYSvi7a4W8ucboGqJUBPeyeZ5FDZ/h/cBoprjOnihDsrDR24X3RglIlJR4S3RNj1ATelSG34cEo CDJ9NofX5NLp5N6rU772Xk2lW5OIjIH5u4BKBNYwBqBL5E67iVkjNswHcy4dXOH1+NPQ7Rn0g29 Hc67Ws5XS12HLJSbpeJTvgFBeZTzhsOXbIeMsyOHjeFaq8+j5sxdmeJiauTyYPQsPY61NTDo8UC GMprlgFCCM1QljnME2 X-Received: by 2002:a05:600c:83ca:b0:480:4b59:932e with SMTP id 5b1f17b1804b1-48069c1c2e2mr57580235e9.11.1769594052081; Wed, 28 Jan 2026 01:54:12 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4806cdd77b8sm53423355e9.3.2026.01.28.01.54.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 01:54:11 -0800 (PST) Date: Wed, 28 Jan 2026 12:54:08 +0300 From: Dan Carpenter To: Jan Petrous Cc: s32@nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org, imx@lists.linux.dev Subject: [PATCH v5 2/3] dt-bindings: net: nxp,s32-dwmac: Use the GPR syscon Message-ID: <939fdaf94038613486bdbba510a92a1e57e18c71.1769592679.git.dan.carpenter@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The S32 chipsets have a GPR region which has a miscellaneous registers including the GMAC_0_CTRL_STS register. Originally, this code accessed that register in a sort of ad-hoc way, but it's cleaner to use a syscon interface to access these registers. We still need to maintain the old method of accessing the GMAC register but using a syscon will let us access other registers more cleanly. Signed-off-by: Dan Carpenter Reviewed-by: Rob Herring (Arm) --- v5: Add Rob's R-b tag v4: Fix the formatting issue Rob pointed out v3: Better documentation about what GMAC_0_CTRL_STS register does. v2: Add the vendor prefix to the phandle Fix the documentation .../devicetree/bindings/net/nxp,s32-dwmac.yaml | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml b/Doc= umentation/devicetree/bindings/net/nxp,s32-dwmac.yaml index 2b8b74c5feec..65633b10e49e 100644 --- a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml +++ b/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml @@ -32,6 +32,18 @@ properties: - description: Main GMAC registers - description: GMAC PHY mode control register =20 + nxp,phy-sel: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to the GPR syscon node + - description: offset of PHY selection register + description: + This phandle points to the GMAC_0_CTRL_STS register which controls t= he + GMAC_0 configuration options. The register lets you select the PHY + interface and the PHY mode. It also controls if the FTM_0 or FTM_1 + FlexTimer Modules connect to GMAC_O. + interrupts: maxItems: 1 =20 @@ -74,6 +86,7 @@ examples: compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */ <0x0 0x4007c004 0x0 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0 From nobody Sat Feb 7 17:55:17 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2163334D907 for ; Wed, 28 Jan 2026 09:54:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594059; cv=none; b=nzVryw6C3xhI+3WN3VVLvbPgetlDGvcloUTFFYG1iAzNIqyKdacNwLJrG6HWEtPUwkRL1MhPqygspHT8+yzq7JK15djvi1oKGExyIeIDrxRDS1yXc9PxO4YVHJ4G109u5nRTpONvVwxQY2nrUTY/gQDpmkeMxmIN5tYSnyoxS1U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594059; c=relaxed/simple; bh=8OOj3Wng4dXaPJsiDwVOM1LzCgSn6Um4RNSrv4895sE=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=OM3M6sdzT8DE30XoCD1JLLsGEgVMcHWxyVdt1t+RJH2hdnLMrIRG3n3cn780ekiO1H4TdgHmOmTKuXv54ELFwmylv8Hyval93Cs+XXx3e9os++tMC3j0IhHijmeqGbQbjaQHTRFwn7Uyp7JycN/RuP4hZcI0Ix6FsX4QGd2xhqA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=jIlDeW1b; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="jIlDeW1b" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-48039fdc8aeso35034975e9.3 for ; Wed, 28 Jan 2026 01:54:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769594056; x=1770198856; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=93zs4bIGQjJ2eAJOoDnsMxPVORSrFYYCc5PKWJTbXFs=; b=jIlDeW1b5o+cBEAZCUzsZAh8M9q4DYiYmboP2EEsyi+j0vGBio5x7tM5+LAPaK0PS5 iimWiGFtjCbecEYRSDsDg2gU7PYlC+Lm2Lvu+oSt3K5ClCeTzd4Blj8VAI9NpR0P5aXr qccMfRpjoJDqMgvjDAJXXWsf5qNGc/tK9KovUWK4uLejHihh1WAdMmYnS/LOM8MgXTeG jxTMosnVUhiaoHlDrlAFDVccAs17qONeVC3iUZmNfPCrfNozvTiKbRy1vKA+1ea25UAc xala84Bx/9BYOZ02ZRuFWj25SuuP2dp7tVymeTQxht+p4YlwrEdiP7R40n/YJqnI6qnK Y0bA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769594056; x=1770198856; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=93zs4bIGQjJ2eAJOoDnsMxPVORSrFYYCc5PKWJTbXFs=; b=nyzFmdBy/0sgaiA1VYOTVTyrevH1v9Y+udxa/4Dpc1N/0/5PycQFO2Z2HY1EjQV6VV Gvar2cRpTszWWDb5nP2lA3HnYfSlv2jPfgwH9XCyJw4a0kp8AtdJ6EAZ/cb7WzYartxf Q+hBPZz0MxpEzFHoH2xTTMjLukrFcnVqDZl2RPf+iQQwX+5A07iQBm+wpUN6oRgq4m1Z SvBUBhbzwPmRZbvHp91XKMbWpeokDpKr5F2sZ+sUmeyvew9NBaIr6+2q6pl0l/JcffPl 5IibEGKA5mvZipRtXRntwgAmOlaIHlse43bG5sMlpVXEDd8Hhj35y0YRh+CWtUfWRV0n B/6g== X-Forwarded-Encrypted: i=1; AJvYcCUahdbpzi3m70k8xmdUSZ9mTmw2b83gLeeghDGvhau2rPvnVbx0A60Xl27WR00zAU0dLdATpF4pPDuLbWs=@vger.kernel.org X-Gm-Message-State: AOJu0YwcBwJJ33FzShdAi9tfQBK8kpdes1RILjxv/Siu5a1SsGbnPUTp FFXksaMcqz/+atVCGI+5inAV+mFI9R4hsNkAB5FEVObezkY7Qob88PGQDB7eDj2+fpE= X-Gm-Gg: AZuq6aIcwPuAxuwAQF7mbQhIFfP87Ls+gy8NcM+QqGSlG7d/e8t8lWk//ljIgvvtodp X2g83nj8rIngA2nzFkjx+HBv/ZcBHoSh+6v4WrfWUuTgz/fyCW7Sb44ASwozw42GOgArqLshlVp U/qurSV7tN0LbqXRPTkdbW4n6ZKQE+hNM3D5vlQhkmQKONG89A9L99In4FNFLahjuYtabPfUVAH 4MX6VYKiIEoMr+7I3cVooVv8x6sTaV2DQcgYr4BAiyEWZo0N/n4RxuBn0Y0b88TQB52LyNXuaZg YfDyQsLDed0xBBB39liTUE42QKK/jT8qf3trdF/PutQ2gSBF7BAWoWBLP1m9vliBldAxVfE8qu0 NYpM2uuWK1hg/AXV2/a84MsAjZc8IrtDzEB41HNbCIVT+TUWG2vzwks0vO+RiZ5j5JtmvIQPPx3 SyeWV3Hz1DAy7k/fRc X-Received: by 2002:a05:600c:1d8c:b0:47b:deb9:f8a with SMTP id 5b1f17b1804b1-48069c7c4eemr58122425e9.30.1769594056369; Wed, 28 Jan 2026 01:54:16 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1354114sm5903050f8f.42.2026.01.28.01.54.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 01:54:15 -0800 (PST) Date: Wed, 28 Jan 2026 12:54:13 +0300 From: Dan Carpenter To: Chester Lin Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, linaro-s32@linaro.org Subject: [PATCH v5 3/3] dts: s32g: Add GPR syscon region Message-ID: <1fbfa51de753039f132edc2554c41667e00c0176.1769592679.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the GPR syscon region for the s32 chipset. Signed-off-by: Dan Carpenter --- v5: no change v4: no change v3: no change v2: Remove #address-cells and #size-cells arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 ++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 51d00dac12de..b954952d962b 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -325,6 +325,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g2-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -731,6 +736,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts= /freescale/s32g3.dtsi index e314f3c7d61d..be03db737384 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -383,6 +383,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g3-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -808,6 +813,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0