From nobody Sat Feb 7 08:43:05 2026 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DF66122D7B9 for ; Fri, 23 Jan 2026 19:51:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197877; cv=none; b=h4upbGVUUV6Al+pSB/6gGHmlwWCcE+RwAMvRjafaq26LXl8obgSe3nggYVILZMCZINS7RVFmigaZc2wWMyuVp7zpwlGDoyF2UDvW7edkbMurd9C1ypmIfcUIz9LK3F/So2p5uPJYSKDlooZB/wkUw6pEN2a2y2PVRdJMdStp4To= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197877; c=relaxed/simple; bh=4cqSz3lY0LahuG/j0CMYaZzp90KYqJNiS3dbc0Xv/6w=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=Acny3rirpdL2mVUIz9cqAAu/rV+Sk4UzLe3sBAdWWQpIx7tPV99BhIbF6hLRIMAzS4X17qyUnlx74Z/L5e6PY5P6NazhGkBZxQg1V6XVfdNRrk7hhYOklgAU1C20tuJlEqsa0aJxWhAI4L9riSvDKA0mNi/LUqajVlN+3A5g6H8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bnvrNziP; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bnvrNziP" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-432d2c7a8b9so2491753f8f.2 for ; Fri, 23 Jan 2026 11:51:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769197874; x=1769802674; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=UmphJA0oiA6TDyGHVSdklpPRPAEFYSyTBQggvAD3gKE=; b=bnvrNziP2vYaDnr5/xqykTR6VN32yzrpUFoomi6R1q4j033AkSw2Y+3fIQWTe/fc1D CVjkofe0Hjb0ZRj+hIJYZwAStb+99eUynQoynrjuif6Z+AmORtFTurLPIEK5OAEzOmVz oPhTeOFaElh2ZmVKuFj4kzQOFcSuEJlArKlJxL1woKQ2M3rlu4hP+yZFXhsp1CMYAM4W dvqTgPdGM1d95kq/3VzdN6OkkSp7Mdrsw8aQywf68tC05A3PONWbvSMMK5djnyH2HQM2 huNHtRSX25ol7GynbEfnQUgK2euKFmFUQnm100ogZ9Cr7/N5vctKyVai/aquSAphUBpV KPIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769197874; x=1769802674; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UmphJA0oiA6TDyGHVSdklpPRPAEFYSyTBQggvAD3gKE=; b=J0Isv7OTMeilKLNCkAR7lBDowo95Em+T1BrzzcOMw/xRdKFIcEmrUJp1SuXNsFKQgr PgN3trl9BpXvL/ak9hmo8YvcYfoj1ZokSDM+NymZtS7F8ewyQ57zlqOHhZZfqnCM8L8Y 6llpwhrMIhxKE1aO6ssgqHpSKtriFzeanE26B4W6JZLXk1pmGGePHzFCIxBx5Wc0EFsg 1Q/q9BkABQvtUyZG9fKxA9CaIHHFbU0XmaeYsmXwjh3edijaoVEXJUMX99ZdIpjlriCt MOgJeVoYqRcum4lKY+pzivrut+OkU4L2FJyyk1LER8wXhHA4sndz3BsKT7n382B2L01R trMQ== X-Forwarded-Encrypted: i=1; AJvYcCXb2RJzue3CcdrP7gJlr5uSbGMpLnphvy9q9fFWC7nTcIwhUTy3VutXVe2StVUg/+Wiq9TJAP2tm0rLTMA=@vger.kernel.org X-Gm-Message-State: AOJu0YyZrWhyj8vA/nrSnXU5RrX+B2bVzkWaCq5TUbtWvVQjnrRZnRHA bbqF+/BHOZHP+k2HdLbjsrFjDcqhRdeLqA+nDFkRNSaC9lbssvqNOshuARcZxLp/IhE= X-Gm-Gg: AZuq6aK6aSBxa0PLW27i+vAYKJmhVeY/JXokjUFB0I5UKp5TtCqZvugXpMLwFLsApQR 9sZbzNDk6zktt1UCky9eul9/otPVk7MRc2vhkr9QGf7NjqBISvBJ6kL9r7lZGmtmxotaFi11XVD IL2Lw8Mp+ebNrIucu4FM1mx/XUhnXVQjD+ia9d59E6sa2bJW8YH5hlxowdA0ZDbywM644ZkFguJ sBpTz3u2YVkaQoGu9CgTvRn/m2AR6x/g2E4CaSAqLUpEuEjP6SF+7s8CP27ZdFmD69trAb095UX 177qQzhsEpxogpo8LLlIFB35ZUp8yDe8166FeFGKelB+E9WYPxf4aAoRi/fUeo4MRvb9sUo4do2 DkIzzJdYY6IpO5PCbSjDDXo8E54cg4pD6CSCuaxc8k3qLxBinf1nbK+TXz1TPm3ykKFmsUirqAz qOi02kuKj88zH2i7oM X-Received: by 2002:a05:6000:22c1:b0:42f:b707:56f0 with SMTP id ffacd0b85a97d-435b1605719mr7557722f8f.37.1769197874256; Fri, 23 Jan 2026 11:51:14 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435b1f742d6sm8529079f8f.30.2026.01.23.11.51.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Jan 2026 11:51:13 -0800 (PST) Date: Fri, 23 Jan 2026 22:51:10 +0300 From: Dan Carpenter To: Jan Petrous Cc: s32@nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Maxime Coquelin , Alexandre Torgue , netdev@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Frank Li , linaro-s32@linaro.org, imx@lists.linux.dev Subject: [PATCH v4 1/3] net: stmmac: s32: use a syscon for S32_PHY_INTF_SEL_RGMII Message-ID: <8f2139e8adf02b485a4c84d558fc23f78cf04add.1769195864.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" On the s32 chipsets the GMAC_0_CTRL_STS register is in GPR region. Originally, accessing this register was done in a sort of ad-hoc way, but we want to use the syscon interface to do it. This is a little bit ugly because we have to maintain backwards compatibility to the old device trees so we have to support both ways to access this register. Signed-off-by: Dan Carpenter --- v3: no change v2: no change v1: Fix forward porting bug. s/PHY_INTF_SEL_RGMII/S32_PHY_INTF_SEL_RGMII/ .../net/ethernet/stmicro/stmmac/dwmac-s32.c | 23 +++++++++++++++---- 1 file changed, 18 insertions(+), 5 deletions(-) diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c b/drivers/net/= ethernet/stmicro/stmmac/dwmac-s32.c index 5a485ee98fa7..2e6bb41f49e1 100644 --- a/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c @@ -11,12 +11,14 @@ #include #include #include +#include #include #include #include #include #include #include +#include #include =20 #include "stmmac_platform.h" @@ -32,6 +34,8 @@ struct s32_priv_data { void __iomem *ioaddr; void __iomem *ctrl_sts; + struct regmap *sts_regmap; + unsigned int sts_offset; struct device *dev; phy_interface_t *intf_mode; struct clk *tx_clk; @@ -40,7 +44,10 @@ struct s32_priv_data { =20 static int s32_gmac_write_phy_intf_select(struct s32_priv_data *gmac) { - writel(S32_PHY_INTF_SEL_RGMII, gmac->ctrl_sts); + if (gmac->ctrl_sts) + writel(S32_PHY_INTF_SEL_RGMII, gmac->ctrl_sts); + else + regmap_write(gmac->sts_regmap, gmac->sts_offset, S32_PHY_INTF_SEL_RGMII); =20 dev_dbg(gmac->dev, "PHY mode set to %s\n", phy_modes(*gmac->intf_mode)); =20 @@ -125,10 +132,16 @@ static int s32_dwmac_probe(struct platform_device *pd= ev) "dt configuration failed\n"); =20 /* PHY interface mode control reg */ - gmac->ctrl_sts =3D devm_platform_get_and_ioremap_resource(pdev, 1, NULL); - if (IS_ERR(gmac->ctrl_sts)) - return dev_err_probe(dev, PTR_ERR(gmac->ctrl_sts), - "S32CC config region is missing\n"); + gmac->sts_regmap =3D syscon_regmap_lookup_by_phandle_args(dev->of_node, + "nxp,phy-sel", 1, &gmac->sts_offset); + if (gmac->sts_regmap =3D=3D ERR_PTR(-EPROBE_DEFER)) + return PTR_ERR(gmac->sts_regmap); + if (IS_ERR(gmac->sts_regmap)) { + gmac->ctrl_sts =3D devm_platform_get_and_ioremap_resource(pdev, 1, NULL); + if (IS_ERR(gmac->ctrl_sts)) + return dev_err_probe(dev, PTR_ERR(gmac->ctrl_sts), + "S32CC config region is missing\n"); + } =20 /* tx clock */ gmac->tx_clk =3D devm_clk_get(&pdev->dev, "tx"); --=20 2.51.0 From nobody Sat Feb 7 08:43:05 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 453B92D060D for ; Fri, 23 Jan 2026 19:51:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197883; cv=none; b=gwSu0tCTAwKIuyf2YRfROm7zMOO4Lm3sZwg9wgfKLgjmaZmJwRBIYdpW3H9d6C5Ds0X3tZna5ijvV7fCDfECX9oiC6fAunce4TMFywSPbURswxYIaUtqoCFmrMrF0UPH+BQ0XtYdxrvlIGVs6DemAc6Of1rnpcm4fnZDMJEFMTA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197883; c=relaxed/simple; bh=3FJVyYwjibioE8z0FaIQLQU4wiVDMFUqETc6LkpUfIg=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=PBCK65nmd71ESL/+qiWiHLK/7VHFukqTbhtks9RlcRCaHK3iG99RoHlLkBrDz8iKYYIQOgdt9vUQAyv+gkOUyzaYE+ke/Od/Fpbq+RxOwxTCQHbtqaeTZYYWdnE3+P0Svl1niknR7ha4Q/SeoeM0JJQqZ8oCQbqRVg4jFqY6SWE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=qbHzRo+A; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="qbHzRo+A" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-47edd9024b1so21712245e9.3 for ; Fri, 23 Jan 2026 11:51:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769197880; x=1769802680; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=RoxIu9OjLLVMlN1bgKytG1gii/pxvwu01d+fCwz2YnE=; b=qbHzRo+Avo0zgYpMH+LaaSpiUuWcgtz2xcCMEFd2dfzzzf/H/eofhWBntj/zC++N8w dNw1bdV9iA7y0Nb/REr8miqc4BIA11QurtQvu+l0JUcHc3WmUVGmX14tap4yw+NKEz8Z 9j+5vaVXjEcwljSPQ69Jx5HS+sILwKq8ZaONNOGlrELH0A9GrWnIrRrP6SbVv5ZMkp5j JA3/gsY1e1fJTJ3JZCu5g6fDifruQqnULmfy+s49FUUsnEQ02TyQk8xfUD3NUvRmIYn4 JIdE4nJ5SJ+EktOLf89k/LyL3afSNRRzq92kMKsuQFOQDUfuUVbE1/ZqYZlp49sfdAbu a+Hg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769197880; x=1769802680; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=RoxIu9OjLLVMlN1bgKytG1gii/pxvwu01d+fCwz2YnE=; b=U9zaKzQdWILuM9TYWUKxjPqeZd3DDP981sPax7g7/yY5BR4iKS4baz5XWURf+yrKcC y34iBsOcN+1DQl7YNBvReTjUiUgR1MO3EkVqNjZ0V3c1WLkDcYRrebsUuv5GV30yClyD iG9RzYDEVSAKKEA9E5BJXieACA6hmv0ZC8fg8EBpoDmHvbEDCUkpwIowyIrrqRW6WLfw nBE0CX/O+Wo5wfNi03zqOM8FMaUOCwuTZABi8PUa2ixl5w9L0i9TGmmwZmw/J9bnjU7S d7jnP6UjVrwjM72Xh9mG5OXiIFRPCWUYM0NA2B5pXDIKgiUuSpXOMNA+DzfVfmuGwRJz 5qpQ== X-Forwarded-Encrypted: i=1; AJvYcCXukf//nt+EYEmWsJQx3LtdLsZM8dKIdKW65yxXmgRmGsn2oP17m4oD+K+ox9rNGC8zO3mq6bopchiEayI=@vger.kernel.org X-Gm-Message-State: AOJu0Yyyom+6TJqKpdN066r0RTDc66zwXPIVlBNXT7Ift8A2Y2yoUn8d Jc818WWk2Tee738cejhoIfLWw6y5EzQ1ZZ98OBc2tg+ZJfg8Vx+ip1dt85XvYEKd/Z0= X-Gm-Gg: AZuq6aIVNKZPRwsutjFww1BpFnU4+Lxq5TG0D4aRdyNf7pjdEmkYKd+Ku0+YejvJXgU Ui0OXLy9gx3vwoRSnip4qYQXQSi+G3F4Bzq6ghh/PMY2oabjTOpCB44oN3ZvUzyrkh3YEiQge+X pjgtOKhvB3vFqjWr7FKwuz39ZjufZgBQyMfG2UrsBNL5IYn8VcASCUXvrHmlGxKvI3phQ7qHvXx GbUWyiadaiFfQH3tu4v6xiePQAyYAYYFWrThPZ6V05Jh7lIfseHsciofM8rzmb9V/vAOMu3s3oc HjPOWMghwAJO/OpFPQ543JzHcJNWMss1je5hx8h0yElbkpYJCoRu5k7by/kNFI9RnR1+npHSXYF pEJyd55rUlXfCXLiUEqq5p5R6X2Y79B9H6b5ipkPmOlaN19kpC6YyTS0BqMja0FFzyWffEqyLkr 01eXkCQ/6zgri5XvS5 X-Received: by 2002:a05:600c:c10b:b0:477:1bb6:17e5 with SMTP id 5b1f17b1804b1-4804d65ebbcmr49706635e9.30.1769197879697; Fri, 23 Jan 2026 11:51:19 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-480470bfe88sm148591545e9.11.2026.01.23.11.51.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Jan 2026 11:51:19 -0800 (PST) Date: Fri, 23 Jan 2026 22:51:15 +0300 From: Dan Carpenter To: Jan Petrous Cc: s32@nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Frank Li , linaro-s32@linaro.org, imx@lists.linux.dev Subject: [PATCH v4 2/3] dt-bindings: net: nxp,s32-dwmac: Use the GPR syscon Message-ID: <63369be0ec8a49294462f7ec061a7066b8ce9425.1769195864.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The S32 chipsets have a GPR region which has a miscellaneous registers including the GMAC_0_CTRL_STS register. Originally, this code accessed that register in a sort of ad-hoc way, but it's cleaner to use a syscon interface to access these registers. We still need to maintain the old method of accessing the GMAC register but using a syscon will let us access other registers more cleanly. Signed-off-by: Dan Carpenter Reviewed-by: Rob Herring (Arm) --- v4: Fix the formatting issue Rob pointed out v3: Better documentation about what GMAC_0_CTRL_STS register does. v2: Add the vendor prefix to the phandle Fix the documentation .../devicetree/bindings/net/nxp,s32-dwmac.yaml | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml b/Doc= umentation/devicetree/bindings/net/nxp,s32-dwmac.yaml index 2b8b74c5feec..65633b10e49e 100644 --- a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml +++ b/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml @@ -32,6 +32,18 @@ properties: - description: Main GMAC registers - description: GMAC PHY mode control register =20 + nxp,phy-sel: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to the GPR syscon node + - description: offset of PHY selection register + description: + This phandle points to the GMAC_0_CTRL_STS register which controls t= he + GMAC_0 configuration options. The register lets you select the PHY + interface and the PHY mode. It also controls if the FTM_0 or FTM_1 + FlexTimer Modules connect to GMAC_O. + interrupts: maxItems: 1 =20 @@ -74,6 +86,7 @@ examples: compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */ <0x0 0x4007c004 0x0 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0 From nobody Sat Feb 7 08:43:05 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CD72729D277 for ; Fri, 23 Jan 2026 19:51:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197888; cv=none; b=Hb+64D/ohqXC/8Y/4h59EdWVTT3KMni6FNHEbtpa11gZ9EV1OMSYgitfkuJEeJSyqAxIp4JFHmhKpGAX/3XbS4/wll9WlMXqxmkssASp47wkkz+jILVvJD/A7DKFLWfEyHLpWWtVvcFVW/HRkc+9hI2whpIQmKVhh9sppWY+aDk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197888; c=relaxed/simple; bh=CsVAGnJYyt1gpIKIOyO13ylzg/PQgaXnaqCXcwteapg=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=RTSMWHMWC7R052whMjL7fS6Cb66dsSzGMMyXsM+ZXX1cwgI1ljFSxDkXZFzJWWVzjJpEgOxWBbJPC32wkxkZBQKaXUP50RfNwoWciuauQ1LqRGGh+DkBrkAuqYSVWizdxWlnzoNQbTWUvgg7Gv2KneqKlTsUqwwOWDEGthmRofM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=HAUuY9eC; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="HAUuY9eC" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-47ff94b46afso21607585e9.1 for ; Fri, 23 Jan 2026 11:51:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769197884; x=1769802684; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=MNmEBAcCOcnCArGc8pe5UUOL3dPUYv44y06uRTFe1O4=; b=HAUuY9eCLm66QWg1scOsIxXcs9xNNZ16ViTINKCwu7yHrHQyB1qUdo7ppKb+iq17gM ewiffFx5oqEKaidR7I5MeN/dsv/eTBuB20uC+xyN4lsny7DZOyLfXYsDAnYGH8s/ymRM DncQHYM4bxCyvbQ7H7tZ7dY8VbZw5JFx4VxlExEiAdZ8idjnaPyZ4mYWxLKvxtCcJ26o 2JBBFGx+y/A4dvSVEc3cJKZsmcq7TqpQpsqk8si4xSWk7vA1MdSYvB+5I3hVmdd1Ri75 pS2nlyLFLku8BEcuUV2v7zVt73QID7u66vFKxb+/4OfSAB8RBTv2NZsZg4+4HQpwnhYx Wd6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769197884; x=1769802684; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MNmEBAcCOcnCArGc8pe5UUOL3dPUYv44y06uRTFe1O4=; b=id4htGnUoIjdr+xJjmUrDNuRxS3zybyypUFlG7wlJ+jyWGpRs/7QVfejxzdp6R735e r3Bdlyox7+5nneDvVgqNtrKNHZqAY5Jbl0Xtd0cKMGxu+ptYONXXb5r3XVSeos9mpUxI T4p382nrr+BDGs23p5Ypthnddn8BqCgQdA6eXK96S8BXx7kaz0iUsvBOdinXHEzJuAXE BMcW51A5ZRpQGE5KKgBeJi4a1TkiSwFKv+QWigTB+SZzk/MsARuVR0h49R9lVNCvuaI1 40AoSVgqcJPduJDJjYQ41j/+rrJSsejLcY7a0lonnxqNPfR9p2hhpxCSv64zYU0qt1NU 05Ig== X-Forwarded-Encrypted: i=1; AJvYcCWmTvWT5eIabuBvhkM6nm9VZez89C6+c9QtjlWRY+lrgZltH/RiyL5llkzeyHwkozvQn1m3jLlPgJ8LIfw=@vger.kernel.org X-Gm-Message-State: AOJu0YwGdAUc8oqnM4NHT50CTMUjlpgrM8Kes/+6S17uZspuRIhreU/K Zjwd1c2wxylDCka7XnK5Soi5DjDdiOTFOS0wGK/8Ubs94J2wi6c493b3DFBLRm5g94s= X-Gm-Gg: AZuq6aK7I0bLJmQzwP+Ho8ZhLbh+DtCx21sbvl7wuhArAaY0BvmLRrbgjEJ0t6tXu7h edo93pKHSEKL40t2xmrsst+a6il8Z9SMhVtq1+9EHL+WBn/WwaPCoE8ksuazV7ev1dCAo1/WKSf XViV2/2EmZyB3mZw+1SELgEcjjJBINgv86+CokRqjod7KaHDK1tIFU++UzW6TqJvtmJqzH+rS/X ew26X3no+1QfaV6S3jnSozzOA61Jx4plio/mkd7n0IKYOAuxE9hVDV1ZiKhLAMNtggZb5hbypgZ tEiT6vl5an1Kdo+pv7SHzvMb57O1APEUif020DcY5KZ/8frjMcGg5xpFR6Yj1+uSgWAYwPbsrSh f3oDNQo42rjufozTSdHBMquZZ1U0ubHsGr7CTHXy4a1Hf6nzahbvZbu48kke33h24qOVs5z0zr1 3UJ79FsbOEGDC7COB+ X-Received: by 2002:a05:600c:3e0e:b0:46f:a2ba:581f with SMTP id 5b1f17b1804b1-4804d307b0cmr68595535e9.16.1769197884089; Fri, 23 Jan 2026 11:51:24 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-480470bfe42sm156761385e9.9.2026.01.23.11.51.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Jan 2026 11:51:23 -0800 (PST) Date: Fri, 23 Jan 2026 22:51:20 +0300 From: Dan Carpenter To: Chester Lin Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Frank Li , linaro-s32@linaro.org, netdev@vger.kernel.org Subject: [PATCH v4 3/3] dts: s32g: Add GPR syscon region Message-ID: <34ac20223cf6833a0fe4291cfb2db5309f4e5eed.1769195864.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the GPR syscon region for the s32 chipset. Signed-off-by: Dan Carpenter --- v4: no change v3: no change v2: Remove #address-cells and #size-cells arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 ++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 51d00dac12de..b954952d962b 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -325,6 +325,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g2-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -731,6 +736,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts= /freescale/s32g3.dtsi index e314f3c7d61d..be03db737384 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -383,6 +383,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g3-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -808,6 +813,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0