From nobody Sun Feb 8 05:27:50 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 64849392B64 for ; Tue, 13 Jan 2026 14:13:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313620; cv=none; b=YEQyI0R9Syv5n+asRxRkQ0jc7PGonXASjFEJ8TPLqvkeAbvSuQfbwdjiRCT80Qq3B8bNMu3mBDGbcGDVx85oGsilLEopX7skXPejjc/zhXow0ouYoFCmQ93olHsnnaTj2kVOdlX87aiylpuL+tihgIOW9e5XQcu+/Sp4S+L+W40= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313620; c=relaxed/simple; bh=aFzpFhk4WB8ER8iXc03ENFWqRvSrvcCN7LPdyY+0lyk=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=ibOdhfBujPcLD/LijMBein5/mwk3U2W2xDFiN8VuinBw8FBuJmrk45qYtOack5TOKL72J3Hm1vOyO5xFMPKOTu6ChyDBnlUVzEebja3xXhsbk1xYurelMaH63UaMNMEjpMvBeBc+3qPxV91CxD5Pf4fkDYXzEfADlyE/Kn9553E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=RACydkqG; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="RACydkqG" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4779aa4f928so76618625e9.1 for ; Tue, 13 Jan 2026 06:13:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768313617; x=1768918417; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=TyN9CjZVHq/sRLIyiaBUmdg0t2143/50j9chMJQ/vMY=; b=RACydkqGmghNkeVTNjbbYrR7NdCRfVsICyPuW16Jyo/ax5eFZaO+IbTt2XsFB3uvC3 rdVcjBwUg+vVcZKoTXUn0jVeRa2tpgx1bmHAudZsD3b4nc+Dx1nbpbYdb2i5PCOmRRQn L64Ct6wWfOFpG3yI22pBx6fSPghxe0bNiuWCibc/Cp53IP15zGls2RGn2/vJWhf9BI48 mBm9UEJwx++6GkgJdXwnaiDF13QqTbD3aWwZL0KXIPv7lLUXrWh0/oklmY6j+9HgJ6Bc TGxhV0mxdpLFQsv9PJmEb/0CbM20dz1naN75NiimNK1EQaOlvgcTEPtPhVvGhdCKb9Xo D7PA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768313617; x=1768918417; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=TyN9CjZVHq/sRLIyiaBUmdg0t2143/50j9chMJQ/vMY=; b=gWdSaFbf0W8Q7e16IHIJAuTAP5cADvCEv1YgL3EJNCKp5/DRlZaoNPcRK38q3hgZOf dUUF5pOFzE+ckCiZTdbjrVCxUB1Ycxe9z4cLJdUVNyTTUbT6+wXOWKhcRqtfPJ/GKZjt gH3FODT2vI2zV6LnX6J8L00jt2H96LeCx8adwZLoEicLi1QJo+2Rdj+wYNXcCrQteMCP kdcTEXDtnNrx1FaGhrCFRn8XOXUBU4lZbk4ZnYg3+XVYdcuxAvlRLiKxLizuUGgGJBCN c/vemfAP+uPozdgHmU3Pe+gp0UqBHbS7ggajML7aCjMVO7QsMylEBvdDRVBarz/wagS8 5PzA== X-Forwarded-Encrypted: i=1; AJvYcCXd4Ou71Iy/1qhJLZIDqQ/sAPrCkD1SHpkawem3utDv+JVjbJ+LUC3veMtdgtyeQFNrAxGu/0gt+8yE0yc=@vger.kernel.org X-Gm-Message-State: AOJu0Yz/v/zqhGF9OwD015/EzGlMthI6KsP/DK+y7EGvy7pPYPrEIfk9 sIahfVbwNgWy4NXM+axmUuFaNdXraoVMXLjJVQXoHnRQZhnpNOsfYwsbmuhHUj6P3GXNKooIHhM HbTdy X-Gm-Gg: AY/fxX4vs/VfFXrbSNRgQwWodPXfpm9Fuox8rokgtElPJ9Zy4FjvSgK9Sl+hiGrT3uy 4v1MPZLRuTYQjmHuTFM3MeOZH4wBQRx+pZIlOcqKFGHQ9PdgVSV691CiRbdv69bMKliQrQ/2Iu9 5mEk66nJoQndu1Kgnh0kGZHnimP9Y2GnvA7nkrQFCIdO/uhPJvMTbVNlUP4jWnNkDq+QXbtfjZv vNYwFwK5yZMwiryyp05e21k+/0DxX7OpDorDZ+CP4dS+SrbIMdekJxKfsQ1VPx2zYR/qkRx3Cua ML+8ihHb379LbsXc6KBIwes6CkTCECgfNCHLCs/tGwUDAkCYyiN8RiBXUJJENOds10wMiX2OHE6 ek75Y1cMza5/dFOEQsRbTh+nzD51z9SVyZ6bKn7Du6rUVd2FxaGTUo1iUKo0g0Jc1OyaxdShvr7 9dy0eH0xxFlE68df6w X-Google-Smtp-Source: AGHT+IEV6roObAcijlx4iVb9hdZfVlmXIQUK0U2XACejoOBJ5fxJJv4g1ZBGNz5KDAWxxOTyVwwC4Q== X-Received: by 2002:a05:600c:45ce:b0:47d:264e:b371 with SMTP id 5b1f17b1804b1-47d84b30d79mr233877785e9.18.1768313616542; Tue, 13 Jan 2026 06:13:36 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47edb26792fsm33518525e9.14.2026.01.13.06.13.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jan 2026 06:13:36 -0800 (PST) Date: Tue, 13 Jan 2026 17:13:28 +0300 From: Dan Carpenter To: Jan Petrous , Frank Li Cc: s32@nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Maxime Coquelin , Alexandre Torgue , netdev@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org, imx@lists.linux.dev Subject: [PATCH v3 1/3] net: stmmac: s32: use a syscon for S32_PHY_INTF_SEL_RGMII Message-ID: <30e6a67514e97e798905872e2907b5b005ff2292.1768311583.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" On the s32 chipsets the GMAC_0_CTRL_STS register is in GPR region. Originally, accessing this register was done in a sort of ad-hoc way, but we want to use the syscon interface to do it. This is a little bit ugly because we have to maintain backwards compatibility to the old device trees so we have to support both ways to access this register. Signed-off-by: Dan Carpenter --- v3: Unchanged v2: Fix forward porting bug. s/PHY_INTF_SEL_RGMII/S32_PHY_INTF_SEL_RGMII/ .../net/ethernet/stmicro/stmmac/dwmac-s32.c | 23 +++++++++++++++---- 1 file changed, 18 insertions(+), 5 deletions(-) diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c b/drivers/net/= ethernet/stmicro/stmmac/dwmac-s32.c index 5a485ee98fa7..2e6bb41f49e1 100644 --- a/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c @@ -11,12 +11,14 @@ #include #include #include +#include #include #include #include #include #include #include +#include #include =20 #include "stmmac_platform.h" @@ -32,6 +34,8 @@ struct s32_priv_data { void __iomem *ioaddr; void __iomem *ctrl_sts; + struct regmap *sts_regmap; + unsigned int sts_offset; struct device *dev; phy_interface_t *intf_mode; struct clk *tx_clk; @@ -40,7 +44,10 @@ struct s32_priv_data { =20 static int s32_gmac_write_phy_intf_select(struct s32_priv_data *gmac) { - writel(S32_PHY_INTF_SEL_RGMII, gmac->ctrl_sts); + if (gmac->ctrl_sts) + writel(S32_PHY_INTF_SEL_RGMII, gmac->ctrl_sts); + else + regmap_write(gmac->sts_regmap, gmac->sts_offset, S32_PHY_INTF_SEL_RGMII); =20 dev_dbg(gmac->dev, "PHY mode set to %s\n", phy_modes(*gmac->intf_mode)); =20 @@ -125,10 +132,16 @@ static int s32_dwmac_probe(struct platform_device *pd= ev) "dt configuration failed\n"); =20 /* PHY interface mode control reg */ - gmac->ctrl_sts =3D devm_platform_get_and_ioremap_resource(pdev, 1, NULL); - if (IS_ERR(gmac->ctrl_sts)) - return dev_err_probe(dev, PTR_ERR(gmac->ctrl_sts), - "S32CC config region is missing\n"); + gmac->sts_regmap =3D syscon_regmap_lookup_by_phandle_args(dev->of_node, + "nxp,phy-sel", 1, &gmac->sts_offset); + if (gmac->sts_regmap =3D=3D ERR_PTR(-EPROBE_DEFER)) + return PTR_ERR(gmac->sts_regmap); + if (IS_ERR(gmac->sts_regmap)) { + gmac->ctrl_sts =3D devm_platform_get_and_ioremap_resource(pdev, 1, NULL); + if (IS_ERR(gmac->ctrl_sts)) + return dev_err_probe(dev, PTR_ERR(gmac->ctrl_sts), + "S32CC config region is missing\n"); + } =20 /* tx clock */ gmac->tx_clk =3D devm_clk_get(&pdev->dev, "tx"); --=20 2.51.0 From nobody Sun Feb 8 05:27:50 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C9E42392B78 for ; Tue, 13 Jan 2026 14:13:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313641; cv=none; b=E1Pu0LsRPjax4j37am7MYZh939IPwxMOLjmK//gFtnx+Kunz1MTbvlsObwXPizOLJoNEZsOjEguWhy/T39Ud2f9buVj+Ghaj3B3bseK5MTwomR1QBBiaVqAAWsGM3fQ6AApoYu11vLJMR8e71yrhLGY1K0UwZ3xFwWPB507KsCw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313641; c=relaxed/simple; bh=CKKW/gznSDOPnlhwknSKAxHfsRLSGV4Nuag72DM6Dyo=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=guACwuabLsDaQ3dPhwthoEI5JD/y3qjwbf8vUv2mWqbNdQF8rIus6bhabhIiD/khhUDRZWaVHyl5DOPEVXx5+zlTY4RWv3VaAEOYg9N4rguCI7QQhwWtb3FOi9wjOOoNSQ0vuWYLLytiPeOhY5S1JIcdn0Dhu7xSfSIPIuZY+R0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nMUfFQoY; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nMUfFQoY" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-47edffe5540so3020345e9.0 for ; Tue, 13 Jan 2026 06:13:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768313634; x=1768918434; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=wIl4MJEHigyP1D4DG/B4IxRmiFqSM8hzu8VMWNA8Grc=; b=nMUfFQoYDK6jx3qMp5cu1uz78jp4NBTslIgEX6eavV+NvzK+ApgVmP+UN6wtR8FvNY 1MNKHywyzCLyTJR8uaLWWccayWXSBK0/QNUelzx6W/8wdnh/vhwGcChU7FXgk2QC03Ig XJX6aNuMZPXNKW0eTaxkhK2lTIfb+q0ypxoChO72ZOqx9RZMts38cT1vFkXqmdAblOFN r7W87e1FzDW4hmTzCevxCVknhrkt6/tcKnhBCy4CY4CRBlWJaiN74Nve5K5Lhrju2D2S XESymgW0VFtQrG8hHSgbSxHRtAG6ND1Ig5yDyFZU0S+khHkdQ0XWqEsmQFXPL+O66CFo Y66Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768313634; x=1768918434; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wIl4MJEHigyP1D4DG/B4IxRmiFqSM8hzu8VMWNA8Grc=; b=YMBL5L7ADg6Dwax3d65IKigbyBFJMQ8nikd1un+RA+c0RpcuSxWNna+4B7WiZ5NKVx pFlEe9CknPfSgf3MNpCcwmtUdyaz0RT1yvU7EMMHWWMiS/6V4t6BiPcOSmFpbz7NXuRx Wbpz85Vzj0TELKfnOMebsGXbdsYnHHmzpCTXjBHmeftnpeNci02CU8CbXodb3rN9twa1 vhWtomT8lbVAs4JHpglSqIecDocG4iLu5q49cBSkKGngAwHr1WqiXTW+VOicmGuiT0AT cbN1DMnfZdcbtE3cHzg61Nlb+jvGgWuk4RCqOngzqV2O4wBTh4+nA8kmNtcCTGeOmann tYtg== X-Forwarded-Encrypted: i=1; AJvYcCX53dPD9JkNPuA3Zm17qUMxvXYcjuqWy+tsmnOuf1lsEKxvvNIctJEOIA5BX2ECetoX9aPJ/vf29Iiej+I=@vger.kernel.org X-Gm-Message-State: AOJu0YxngaLhsVHmfze+g1M3n4XOYaZJb4SmKGPHEneG+e+DjxChLvnh cYAdPNVKfeSKI0S0NI+ZL1ZKJn+d+xF51TkhuA/wXySUAVmFvi69YIuqg3ywzC7J5nU= X-Gm-Gg: AY/fxX57eHnCumQqejA3Fd31aX16/H6ASG1o1/UKAspescQpQ7J31UblAe6rXJzTVvO Etok6gVvLM1UbD5dP3ZvI6JP+w72S/ehilIq9FpwN2zGLfbIu1tqWZf+G12kXrUFxTxZ0qmKN8c 6GM88oILWnvdjLH/qzV5JyUhI6KX6L2gdufNrDhz68khJHpIDXfRRI7FuWYFEiH/QuXDj08Dnoe uSYCudjaxCkax0zPkgCtcXc704a7wbRYozSqW+kNcu6vLODEIgTTUgB7YDS5S8lEuXkQHJoFxq6 AtMAvc7bxPYQemWsavdWsMiKJmkc88ZE3Wh9paFuZ5t8ftcoprAj/sH3KnnThWTrySrqbruJQ9w PNKD7MXcJ80Jqzz1CF6wqO8odnPN2119UnkayhsBKomfW2p5t6ccjXneInl6j4TIdjwi6Fjdp2y hip2chYzk2DbKdumwK X-Google-Smtp-Source: AGHT+IHkyPQVUw8xs93KfcHsRE5T/d53G146wp+tXJe4SYI9ShWK2S78YZfw2MZQRgqiABbgN1Oeug== X-Received: by 2002:a05:6000:3104:b0:432:7068:17d with SMTP id ffacd0b85a97d-432c3775aa7mr27685504f8f.20.1768313634216; Tue, 13 Jan 2026 06:13:54 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd0e19bfsm44033372f8f.18.2026.01.13.06.13.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jan 2026 06:13:53 -0800 (PST) Date: Tue, 13 Jan 2026 17:13:32 +0300 From: Dan Carpenter To: Jan Petrous , Frank Li Cc: s32@nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org, imx@lists.linux.dev Subject: [PATCH v3 2/3] dt-bindings: net: nxp,s32-dwmac: Use the GPR syscon Message-ID: <7662931f7cbafe29fc94c132afce07ba44b09116.1768311583.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The S32 chipsets have a GPR region which has a miscellaneous registers including the GMAC_0_CTRL_STS register. Originally, this code accessed that register in a sort of ad-hoc way, but it's cleaner to use a syscon interface to access these registers. We still need to maintain the old method of accessing the GMAC register but using a syscon will let us access other registers more cleanly. Signed-off-by: Dan Carpenter --- v3: Better documentation about what GMAC_0_CTRL_STS register does. v2: Add the vendor prefix to the phandle Fix the documentation .../devicetree/bindings/net/nxp,s32-dwmac.yaml | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml b/Doc= umentation/devicetree/bindings/net/nxp,s32-dwmac.yaml index 2b8b74c5feec..cc0dd3941715 100644 --- a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml +++ b/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml @@ -32,6 +32,17 @@ properties: - description: Main GMAC registers - description: GMAC PHY mode control register =20 + nxp,phy-sel: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - description: phandle to the GPR syscon node + - description: offset of PHY selection register + description: + This phandle points to the GMAC_0_CTRL_STS register which controls t= he + GMAC_0 configuration options. The register lets you select the PHY + interface and the PHY mode. It also controls if the FTM_0 or FTM_1 + FlexTimer Modules connect to GMAC_O. + interrupts: maxItems: 1 =20 @@ -74,6 +85,7 @@ examples: compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */ <0x0 0x4007c004 0x0 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0 From nobody Sun Feb 8 05:27:50 2026 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B5F1B3933E1 for ; Tue, 13 Jan 2026 14:13:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313630; cv=none; b=COz6JYxegANLX6aIVFRiW3X62XJwr+1A6qprlpaTtIoLJfOMkI13cy+ANhRCzm09f7onJA568kr4aDkD1zsiErfGFPQ5/3xb/NDxsM9K4CWXad0Z5BVBr62EeSLWzgJK2HTj5yvzSnDv+qgM0BcrvbotJcCg+9ieYJJpnxbAPnU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313630; c=relaxed/simple; bh=RgzcGw7mxH2MIeGgn+VfakoDn6WEzlL4sMS6yNO5ltk=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=W7+1WSAhYumhgrIuRiuOYP8W8QA8LCat+r/72tcItP3/MoBH+r4qpTQaGVdGqVB57FR1IzYWva6fVwMvHxF6BLCiyodSvII2nBhUOCaV5O2AFPbhvQkMbSWp8ljag/4ZABH3+Hp9hxvT7ulHQqYZHwNzcgMJYUuMaDOdj2nuSOo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=t+ao3EUD; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="t+ao3EUD" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-42fbc544b09so6068059f8f.1 for ; Tue, 13 Jan 2026 06:13:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768313627; x=1768918427; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=SJ4qhNK6HgJCQRaIfNR/+TyR3qWODgWCDv9ZRAYBUD0=; b=t+ao3EUDWwLn8aDs2db+21FN1ptHJFQvIY8LtWG3yC/1SGl+MSzRpgiIG1SOyqY09G gbnmaCQqqT0XRttuoWpEiktkxT6EASGJ6KWFl9/wAZHXUwN8eHdxkfCtTYke0fxpWzA7 k0Dij5uoyN2/oQd1c1s5pKtKLNtghCmezvdlWOTz7iPne/jKRRb8qziR2OedG6oSOkrJ dkzaad1wSuuyxeboNo36e/7nXhtGSPTQe5yUFsGf9RSGku0Yvlv7/bx5ogAhRNGcF4AP 2Doc6tKunj0gZkcv13BF3ud+r1jVbDYSRyx8ASy1lOxtUrNNBl2QS/HPRVpvtKAkprF+ lP3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768313627; x=1768918427; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=SJ4qhNK6HgJCQRaIfNR/+TyR3qWODgWCDv9ZRAYBUD0=; b=iUwjKrYTCWqzezZNrlZw47hmLmQKAyuq6kVIyvxsYPLT5avhR6y0SKN9FKIRxVOLhm GVnVs82V2X6HlpAV/rK6Uu3IN4vZRF2mfw0e43bhnyO44G+LEw8UHwP5IRl+Q34NLUbr CIyFgs3Sf5SF/5aIQbuLjuCH3ghBewdHkq/aE+r5UpSpGpxphK7wxwQDdYai3rZaKt8Y 5FuNNTDz1bLPA1p5EhHaf2E9U/7xpPq3WmZMALJD3/6b2zNMEssgVJpsNr/U9irMB2R6 Wt0xuSTZ8PFgEbfkjcyq3fjnpbkZISWS0P8PMugS03pY0wFAk/rhkv2rfoJGxVwrhJSu VukQ== X-Forwarded-Encrypted: i=1; AJvYcCVoL+IrQORpLqT12Uw7cQGVG0DIcrQgY6dtQa3Ylx2O0NucZjmW3GEgicM7SNuKIXLZ0c0+Rm+Ca9IjRBg=@vger.kernel.org X-Gm-Message-State: AOJu0YxWakozbYGD7MmoIE5kyvk3PUwjRIG0Oj27I3RYQkTdNWpilCFg Sdxj+qomk3OiCdXmcnOUQcBZjt/Er0xqvEQaEOb3y3HpIoNn2jQzEOpL7ofogKvfe5U= X-Gm-Gg: AY/fxX7L7mMAbFezS2HSFpC4ZqBdXsEZsVFHFNzyPIZBCT0TM6Blej9LAI9+sggCUiN dH9ctR0uzraDz1432zgQ9PYtJMgyVxgqqkRmnce5sKqL9m3ZurulqSVwAByT6nMBJugaL+z3xHn 8QwoWi6YAssMRfu4fkG5eQXt2nmg5GndTxr6cYDAiaNFU8iB3LvshKZbboSPsGK+CUZavxNFKEQ T4nUnSMQ57jiPyNNdNZ1U6JcxX0I1GJGaJeOzexZY/b0ZHNzyuI9Qv+TkkcOOmtNSlm0Uzx4Cr0 l5ktPO3JESO473Jot+VXujV9E0bfFdHsabUtkUPMGo/PTEKPkHeFDQY/VyVRE0i07JfhIt+2xhM pZytORINA2s2AI0eu8HQteVbacdZ1QbpbKHubFTT1kr++44vKmGALfT6ZlPuTjjdNJcDk+jcmfs u7mj+tFv7f/jT62c9S X-Google-Smtp-Source: AGHT+IG/xqYaef47YaE40Cl836u2Tn4o2f/BCTjQwmPi7rLjNPU1ITQ1RKKteQ7YDa2akmaP7lvqtQ== X-Received: by 2002:a05:6000:2013:b0:430:f5ab:dc8e with SMTP id ffacd0b85a97d-432c378a8c5mr27806853f8f.13.1768313627004; Tue, 13 Jan 2026 06:13:47 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd5df9afsm47014898f8f.24.2026.01.13.06.13.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jan 2026 06:13:46 -0800 (PST) Date: Tue, 13 Jan 2026 17:13:37 +0300 From: Dan Carpenter To: Chester Lin , Frank Li Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org Subject: [PATCH v3 3/3] dts: s32g: Add GPR syscon region Message-ID: <6dfabf2a1f0e6f410c92b0e24be6ff94b409d71e.1768311583.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the GPR syscon region for the s32 chipset. Signed-off-by: Dan Carpenter --- v3: Unchanged v2: Remove #address-cells and #size-cells arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 ++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 51d00dac12de..b954952d962b 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -325,6 +325,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g2-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -731,6 +736,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts= /freescale/s32g3.dtsi index e314f3c7d61d..be03db737384 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -383,6 +383,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g3-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -808,6 +813,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0