From nobody Fri Dec 19 00:16:40 2025 Received: from mg.richtek.com (mg.richtek.com [220.130.44.152]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ECA5D78F4E; Thu, 10 Apr 2025 00:57:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=220.130.44.152 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744246658; cv=none; b=HwkiN8ub8Co74wuqt52bupsBTFCOQRJbCpwUUuXrFJ/szqnIv/hCdm+BSWtyiv0HK8TLR7JkwmN0KhtqoLu2cWO/XjLE0CEf8bsNfWbGxDZITyKhDVkzXb5BGB4jincjAEzLms646Pk2AuPJplhADSwNHFL5oyqEuMLEYC2+hNU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744246658; c=relaxed/simple; bh=IZf/xxGcYBAihPyiyMwq84uot911iPHskOgruSFtiJE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=U7PiNVjWbtOlWD0hqQLfW2MXRXBxcDj0bggCViL1HL4lFtggMP6Xvaf7OI7a/7573egCUXzrpeBZ8GpY0s3PjViN/WGBNAYZUXfHUN/yGpKiEUSdleuG5Ht+jleV0swuQTYsXUW9H6OOedR0r40ck/kQRHDLscAPfdk3QzfzF64= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=richtek.com; spf=pass smtp.mailfrom=richtek.com; dkim=pass (2048-bit key) header.d=richtek.com header.i=@richtek.com header.b=aUBMHp+V; arc=none smtp.client-ip=220.130.44.152 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=richtek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=richtek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=richtek.com header.i=@richtek.com header.b="aUBMHp+V" X-MailGates: (SIP:2,PASS,NONE)(compute_score:DELIVER,40,3) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=richtek.com; s=richtek; t=1744246647; bh=BXieB1tP6ySclyMCYJn0N7Bd99EORXPRe8SwVTykICw=; l=1778; h=From:To:Subject:Date:Message-ID:MIME-Version; b=aUBMHp+Vf3gJO+W07Ui5SOz8PwJic0Hr3zBFamLY6dRfInOT+IgLyAuaDxQMyrpo+ bdLWfMxt+gtFl+y7pj+JNlY2Gqh7j+/rsIAGvAQxckRWplmZjFiIUqJdL7pG3HmqD8 v0Vv2rmcfxc7xpDlXqjzMGIaAh9ImdD6GGCUwq15cybs/dnLcaia9a47MP8U83GttL uvNiJ2REjdBfrNzvabRO2efOo/0rWXfFBMoNDnylnXFZfGFzs/4SAtSDQPpy5SlfhV 5RfVn5KsuVgu6xH3cSdbInFrYzyyqsj09lzvHarTJ2o8FOrj1k3Z/inP0p4G9FNcOO haCSJZ5kykTog== Received: from 192.168.10.46 by mg.richtek.com with MailGates ESMTPS Server V6.0(2132240:0:AUTH_RELAY) (envelope-from ) (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256/256); Thu, 10 Apr 2025 08:56:57 +0800 (CST) Received: from ex3.rt.l (192.168.10.46) by ex3.rt.l (192.168.10.46) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.11; Thu, 10 Apr 2025 08:56:56 +0800 Received: from git-send.richtek.com (192.168.10.154) by ex3.rt.l (192.168.10.45) with Microsoft SMTP Server id 15.2.1544.11 via Frontend Transport; Thu, 10 Apr 2025 08:56:56 +0800 From: To: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Liam Girdwood , Jaroslav Kysela , Takashi Iwai , ChiYuan Huang , Otto lin , Allen Lin , , , Subject: [PATCH v2 1/4] ASoC: dt-bindings: Add bindings for Richtek rt9123 Date: Thu, 10 Apr 2025 08:58:10 +0800 Message-ID: <4a0b67438f82e7d8ed9968cc90acf419fc9c22cf.1744245663.git.cy_huang@richtek.com> X-Mailer: git-send-email 2.43.5 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Document the ASoC Richtek rt9123. Signed-off-by: ChiYuan Huang Reviewed-by: Rob Herring (Arm) --- .../bindings/sound/richtek,rt9123.yaml | 56 +++++++++++++++++++ 1 file changed, 56 insertions(+) create mode 100644 Documentation/devicetree/bindings/sound/richtek,rt9123.= yaml diff --git a/Documentation/devicetree/bindings/sound/richtek,rt9123.yaml b/= Documentation/devicetree/bindings/sound/richtek,rt9123.yaml new file mode 100644 index 000000000000..5acb05cdfefd --- /dev/null +++ b/Documentation/devicetree/bindings/sound/richtek,rt9123.yaml @@ -0,0 +1,56 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/sound/richtek,rt9123.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Richtek RT9123 Audio Amplifier + +maintainers: + - ChiYuan Huang + +description: + RT9123 is a 3.2W mono Class-D audio amplifier that features high efficie= ncy + and performance with ultra-low quiescent current. The digital audio inte= rface + support various formats, including I2S, left-justified, right-justified,= and + TDM formats. + +allOf: + - $ref: dai-common.yaml# + +properties: + compatible: + enum: + - richtek,rt9123 + + reg: + maxItems: 1 + + '#sound-dai-cells': + const: 0 + + enable-gpios: + maxItems: 1 + +required: + - compatible + - reg + - '#sound-dai-cells' + +unevaluatedProperties: false + +examples: + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + amplifier@5e { + compatible =3D "richtek,rt9123"; + reg =3D <0x5e>; + enable-gpios =3D <&gpio 26 GPIO_ACTIVE_HIGH>; + #sound-dai-cells =3D <0>; + }; + }; --=20 2.34.1 From nobody Fri Dec 19 00:16:40 2025 Received: from mg.richtek.com (mg.richtek.com [220.130.44.152]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CDA7D132103 for ; Thu, 10 Apr 2025 00:57:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=220.130.44.152 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744246662; cv=none; b=BFBXhch8eT7wCXkyailtIdqEM1vHEntWm4z3RtPPbkDRoouOF2SGcnfImBPhR/l4Bf1kk5pi10mEWwwyKlJveY0kRsEiZV3a/xiHjQinvlWvfCguNS8gGAVWs53FFWweGuVhwvH2Khn4UbjVQsw1ReZv/ufBQSJSdM7ko3N/Qo0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744246662; c=relaxed/simple; bh=HBKh9LD/EC5SsEvQBYbBhoBm0hFIDpwjp89tb2yRlgA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=lY9W1HWskqyBVgMFd39Jg1HakdeK1igtrNAvWyDsOHc7xQISZPl0OPiB+eVrXbmCnuPESMHMlcFSlBbBuAaopYpx32nJ2Mwd0NMwFpYr0oclldrlU3ErLFyZkFraMx9BR/0d+sHy4oZedRNeufBKTVaguQIXMVRXkn4TswyYhfc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=richtek.com; spf=pass smtp.mailfrom=richtek.com; dkim=pass (2048-bit key) header.d=richtek.com header.i=@richtek.com header.b=JOa14+FK; arc=none smtp.client-ip=220.130.44.152 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=richtek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=richtek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=richtek.com header.i=@richtek.com header.b="JOa14+FK" X-MailGates: (SIP:2,PASS,NONE)(compute_score:DELIVER,40,3) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=richtek.com; s=richtek; t=1744246651; bh=FlQ5a2nkrUWBkKP45fATstwWTK+WYdI0RNdYUTWULFs=; l=17788; h=From:To:Subject:Date:Message-ID:MIME-Version; b=JOa14+FKVAQayyMW7N/PZjk6dCDG7N1el7Fk80yQs7R24/yq35JP9HxQHXfcpFgpZ MjmR6mRlnfDgqQDngLtTpUWl+OJd/LaBfTUlsI1Ggnakq+OyddObmkoydkotVsadJQ lnCDOG0tVDCKeQJzAEFeCbfuBbwVfXBwNuUrjbcqGKrUOY0uyCi6IdjqPkSIuQ9hyW DFvNA9s62TLehuJcPpwFQZN7dCsS/ZVBSkhnn+cuzaVOhetD72JRQ/n4s7lQm1vdf+ 1ZjEQt8MNHqsFleQ+oGYV2/lQ8DB5R18qowwRYJehVlJqIDnqR8Rtn0l+9ccRmYNMV cpz8pFVX6Kbrg== Received: from 192.168.10.46 by mg.richtek.com with MailGates ESMTPS Server V6.0(2132240:0:AUTH_RELAY) (envelope-from ) (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256/256); Thu, 10 Apr 2025 08:56:57 +0800 (CST) Received: from ex3.rt.l (192.168.10.46) by ex3.rt.l (192.168.10.46) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.11; Thu, 10 Apr 2025 08:56:56 +0800 Received: from git-send.richtek.com (192.168.10.154) by ex3.rt.l (192.168.10.45) with Microsoft SMTP Server id 15.2.1544.11 via Frontend Transport; Thu, 10 Apr 2025 08:56:56 +0800 From: To: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Liam Girdwood , Jaroslav Kysela , Takashi Iwai , ChiYuan Huang , Otto lin , Allen Lin , , , Subject: [PATCH v2 2/4] ASoC: codecs: Add support for Richtek rt9123 Date: Thu, 10 Apr 2025 08:58:11 +0800 Message-ID: X-Mailer: git-send-email 2.43.5 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Add codec driver for Richtek rt9123. Signed-off-by: ChiYuan Huang --- v2 - include bitfield header file to fix kernel test robot issue https://lore.kernel.org/oe-kbuild-all/202504052206.HFqFRXUk-lkp@intel.com/ - Use #ifdef CONFIG_PM to only inlucde 'runtime_resume' and 'runtime_suspend', this will fix kernel test robot issue https://lore.kernel.org/oe-kbuild-all/202504052244.bgS5yxev-lkp@intel.com/ - Check vendor-id before triggering SW_RST - Fix 'SW_RST' write date non swap issue and add the wait delay for sw_reset - Rename control name from 'SPK Gain Volume' to 'Speaker Volume' - Change regmap cache type to _MAPLE - Since ID check run once, to speed up regmap cache init, modify num_reg_defaults_raw from 0xf2 'COMBOID' to 0x36 'ANAFLAG' - Add comments to describe why use pm runtime for RG special handling --- sound/soc/codecs/Kconfig | 9 + sound/soc/codecs/Makefile | 2 + sound/soc/codecs/rt9123.c | 503 ++++++++++++++++++++++++++++++++++++++ 3 files changed, 514 insertions(+) create mode 100644 sound/soc/codecs/rt9123.c diff --git a/sound/soc/codecs/Kconfig b/sound/soc/codecs/Kconfig index 40bb7a1d44bc..c61b2d3cf284 100644 --- a/sound/soc/codecs/Kconfig +++ b/sound/soc/codecs/Kconfig @@ -234,6 +234,7 @@ config SND_SOC_ALL_CODECS imply SND_SOC_RT1318_SDW imply SND_SOC_RT1320_SDW imply SND_SOC_RT9120 + imply SND_SOC_RT9123 imply SND_SOC_RTQ9128 imply SND_SOC_SDW_MOCKUP imply SND_SOC_SGTL5000 @@ -1823,6 +1824,14 @@ config SND_SOC_RT9120 Enable support for Richtek RT9120 20W, stereo, inductor-less, high-efficiency Class-D audio amplifier. =20 +config SND_SOC_RT9123 + tristate "Richtek RT9123 Mono Class-D Amplifier" + depends on I2C + select REGMAP_I2C + help + Enable support for the I2C control mode of Richtek RT9123 3.2W mono + Class-D audio amplifier. + config SND_SOC_RTQ9128 tristate "Richtek RTQ9128 45W Digital Input Amplifier" depends on I2C diff --git a/sound/soc/codecs/Makefile b/sound/soc/codecs/Makefile index 10f726066b6c..d8d0bc367af8 100644 --- a/sound/soc/codecs/Makefile +++ b/sound/soc/codecs/Makefile @@ -270,6 +270,7 @@ snd-soc-rt715-sdca-y :=3D rt715-sdca.o rt715-sdca-sdw.o snd-soc-rt721-sdca-y :=3D rt721-sdca.o rt721-sdca-sdw.o snd-soc-rt722-sdca-y :=3D rt722-sdca.o rt722-sdca-sdw.o snd-soc-rt9120-y :=3D rt9120.o +snd-soc-rt9123-y :=3D rt9123.o snd-soc-rtq9128-y :=3D rtq9128.o snd-soc-sdw-mockup-y :=3D sdw-mockup.o snd-soc-sgtl5000-y :=3D sgtl5000.o @@ -684,6 +685,7 @@ obj-$(CONFIG_SND_SOC_RT715_SDCA_SDW) +=3D snd-soc-r= t715-sdca.o obj-$(CONFIG_SND_SOC_RT721_SDCA_SDW) +=3D snd-soc-rt721-sdca.o obj-$(CONFIG_SND_SOC_RT722_SDCA_SDW) +=3D snd-soc-rt722-sdca.o obj-$(CONFIG_SND_SOC_RT9120) +=3D snd-soc-rt9120.o +obj-$(CONFIG_SND_SOC_RT9123) +=3D snd-soc-rt9123.o obj-$(CONFIG_SND_SOC_RTQ9128) +=3D snd-soc-rtq9128.o obj-$(CONFIG_SND_SOC_SDW_MOCKUP) +=3D snd-soc-sdw-mockup.o obj-$(CONFIG_SND_SOC_SGTL5000) +=3D snd-soc-sgtl5000.o diff --git a/sound/soc/codecs/rt9123.c b/sound/soc/codecs/rt9123.c new file mode 100644 index 000000000000..d9a22fda3d26 --- /dev/null +++ b/sound/soc/codecs/rt9123.c @@ -0,0 +1,503 @@ +// SPDX-License-Identifier: GPL-2.0-only +// +// rt9123.c -- RT9123 (SW I2C Mode) ALSA SoC Codec driver +// +// Author: ChiYuan Huang + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define RT9123_REG_AMPCTRL 0x01 +#define RT9123_REG_I2SOPT 0x02 +#define RT9123_REG_TDMRX 0x03 +#define RT9123_REG_SILVOLEN 0x04 +#define RT9123_REG_VOLGAIN 0x12 +#define RT9123_REG_ANAFLAG 0x36 +#define RT9123_REG_COMBOID 0xF7 + +#define RT9123_MASK_SWRST BIT(15) +#define RT9123_MASK_SWMUTE BIT(14) +#define RT9123_MASK_AMPON BIT(12) +#define RT9123_MASK_AUDBIT GENMASK(14, 12) +#define RT9123_MASK_AUDFMT GENMASK(11, 8) +#define RT9123_MASK_TDMRXLOC GENMASK(4, 0) +#define RT9123_MASK_VENID GENMASK(15, 4) + +#define RT9123_FIXED_VENID 0x340 + +struct rt9123_priv { + struct gpio_desc *enable; + unsigned int dai_fmt; + int tdm_slots; + int tdm_slot_width; +}; + +static int rt9123_enable_event(struct snd_soc_dapm_widget *w, struct snd_k= control *kcontrol, + int event) +{ + struct snd_soc_component *comp =3D snd_soc_dapm_to_component(w->dapm); + struct device *dev =3D comp->dev; + unsigned int enable; + int ret; + + switch (event) { + case SND_SOC_DAPM_POST_PMU: + enable =3D 1; + break; + case SND_SOC_DAPM_POST_PMD: + enable =3D 0; + break; + default: + return -EINVAL; + } + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + return ret; + + /* AMPON bit is located in volatile RG, use pm_runtime to guarantee the R= G access */ + snd_soc_component_write_field(comp, RT9123_REG_AMPCTRL, RT9123_MASK_AMPON= , enable); + + pm_runtime_mark_last_busy(dev); + pm_runtime_put_autosuspend(dev); + + return 0; +} + +static const struct snd_soc_dapm_widget rt9123_dapm_widgets[] =3D { + SND_SOC_DAPM_OUTPUT("SPK"), + SND_SOC_DAPM_OUT_DRV_E("Amp Drv", SND_SOC_NOPM, 0, 0, NULL, 0, rt9123_ena= ble_event, + SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), +}; + +static const struct snd_soc_dapm_route rt9123_dapm_routes[] =3D { + { "Amp Drv", NULL, "HiFi Playback" }, + { "SPK", NULL, "Amp Drv" }, +}; + +static const DECLARE_TLV_DB_SCALE(dig_tlv, -10375, 25, 0); +static const DECLARE_TLV_DB_RANGE(ana_tlv, + 0, 0, TLV_DB_SCALE_ITEM(-1200, 0, 0), + 1, 9, TLV_DB_SCALE_ITEM(0, 150, 0), + 10, 10, TLV_DB_SCALE_ITEM(1400, 0, 0)); +static const char * const pwmfreq_text[] =3D { "300KHz", "325KHz", "350KHz= ", "375KHz" }; +static const struct soc_enum rt9123_pwm_freq_enum =3D + SOC_ENUM_SINGLE(RT9123_REG_AMPCTRL, 4, ARRAY_SIZE(pwmfreq_text), pwmfreq_= text); +static const char * const i2sch_text[] =3D { "(L+R)/2", "LCH", "RCH", "(L+= R)/2" }; +static const struct soc_enum rt9123_i2sch_select_enum =3D + SOC_ENUM_SINGLE(RT9123_REG_I2SOPT, 4, ARRAY_SIZE(i2sch_text), i2sch_text); + +static int rt9123_kcontrol_name_comp(struct snd_kcontrol *kcontrol, const = char *s) +{ + struct snd_soc_component *comp =3D snd_soc_kcontrol_component(kcontrol); + const char *kctlname =3D kcontrol->id.name; + + if (comp && comp->name_prefix) + kctlname +=3D strlen(comp->name_prefix) + 1; + + return strcmp(kctlname, s); +} + +static int rt9123_xhandler_get(struct snd_kcontrol *kcontrol, struct snd_c= tl_elem_value *ucontrol) +{ + struct snd_soc_component *comp =3D snd_soc_kcontrol_component(kcontrol); + struct device *dev =3D comp->dev; + int ret; + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + return ret; + + /* + * Since the RG bitfield for 'Speaker Volume' and 'PWM Frequency Select' = are located in + * volatile RG address, special handling here with pm runtime API to guar= antee RG read + * operation. + */ + if (rt9123_kcontrol_name_comp(kcontrol, "Speaker Volume") =3D=3D 0) + ret =3D snd_soc_get_volsw(kcontrol, ucontrol); + else + ret =3D snd_soc_get_enum_double(kcontrol, ucontrol); + + if (ret < 0) + dev_err(dev, "Failed to get control (%d)\n", ret); + + pm_runtime_mark_last_busy(dev); + pm_runtime_put_autosuspend(dev); + return ret; +} + +static int rt9123_xhandler_put(struct snd_kcontrol *kcontrol, struct snd_c= tl_elem_value *ucontrol) +{ + struct snd_soc_component *comp =3D snd_soc_kcontrol_component(kcontrol); + struct device *dev =3D comp->dev; + int ret; + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + return ret; + + /* + * Since the RG bitfield for 'Speaker Volume' and 'PWM Frequency Select' = are located in + * volatile RG address, special handling here with pm runtime API to guar= antee RG write + * operation. + */ + if (rt9123_kcontrol_name_comp(kcontrol, "Speaker Volume") =3D=3D 0) + ret =3D snd_soc_put_volsw(kcontrol, ucontrol); + else + ret =3D snd_soc_put_enum_double(kcontrol, ucontrol); + + if (ret < 0) + dev_err(dev, "Failed to put control (%d)\n", ret); + + pm_runtime_mark_last_busy(dev); + pm_runtime_put_autosuspend(dev); + return ret; +} + +static const struct snd_kcontrol_new rt9123_controls[] =3D { + SOC_SINGLE_TLV("Master Volume", RT9123_REG_VOLGAIN, 2, 511, 1, dig_tlv), + SOC_SINGLE_EXT_TLV("Speaker Volume", RT9123_REG_AMPCTRL, 0, 10, 0, rt9123= _xhandler_get, + rt9123_xhandler_put, ana_tlv), + SOC_ENUM_EXT("PWM Frequency Select", rt9123_pwm_freq_enum, rt9123_xhandle= r_get, + rt9123_xhandler_put), + SOC_ENUM("I2S CH Select", rt9123_i2sch_select_enum), + SOC_SINGLE("Silence Detect Switch", RT9123_REG_SILVOLEN, 14, 1, 0), +}; + +static const struct snd_soc_component_driver rt9123_comp_driver =3D { + .controls =3D rt9123_controls, + .num_controls =3D ARRAY_SIZE(rt9123_controls), + .dapm_widgets =3D rt9123_dapm_widgets, + .num_dapm_widgets =3D ARRAY_SIZE(rt9123_dapm_widgets), + .dapm_routes =3D rt9123_dapm_routes, + .num_dapm_routes =3D ARRAY_SIZE(rt9123_dapm_routes), + .use_pmdown_time =3D 1, + .endianness =3D 1, +}; + +static int rt9123_dai_set_format(struct snd_soc_dai *dai, unsigned int fmt) +{ + struct rt9123_priv *rt9123 =3D snd_soc_dai_get_drvdata(dai); + + rt9123->dai_fmt =3D fmt; + return 0; +} + +static int rt9123_dai_set_tdm_slot(struct snd_soc_dai *dai, unsigned int t= x_mask, + unsigned int rx_mask, int slots, int slot_width) +{ + struct rt9123_priv *rt9123 =3D snd_soc_dai_get_drvdata(dai); + struct snd_soc_component *comp =3D dai->component; + struct device *dev =3D dai->dev; + unsigned int rx_loc; + + dev_dbg(dev, "(slots, slot_width) =3D (%d, %d), (txmask, rxmask) =3D 0x%x= , 0x%x\n", slots, + slot_width, tx_mask, rx_mask); + + if (slots <=3D 0 || slot_width <=3D 0 || slots % 2 || slot_width % 8 || + slots * slot_width > 256) { + dev_err(dev, "Invalid slot parameter (%d, %d)\n", slots, slot_width); + return -EINVAL; + } + + if (!rx_mask || hweight_long(rx_mask) > 1 || ffs(rx_mask) > slots) { + dev_err(dev, "Invalid rx_mask 0x%08x, slots =3D %d\n", rx_mask, slots); + return -EINVAL; + } + + /* Configure rx channel data location */ + rx_loc =3D (ffs(rx_mask) - 1) * slot_width / 8; + snd_soc_component_write_field(comp, RT9123_REG_TDMRX, RT9123_MASK_TDMRXLO= C, rx_loc); + + rt9123->tdm_slots =3D slots; + rt9123->tdm_slot_width =3D slot_width; + + return 0; +} + +static int rt9123_dai_hw_params(struct snd_pcm_substream *substream, + struct snd_pcm_hw_params *param, struct snd_soc_dai *dai) +{ + struct rt9123_priv *rt9123 =3D snd_soc_dai_get_drvdata(dai); + struct snd_soc_component *comp =3D dai->component; + unsigned int fmtval, width, slot_width; + struct device *dev =3D dai->dev; + unsigned int audfmt, audbit; + + fmtval =3D FIELD_GET(SND_SOC_DAIFMT_FORMAT_MASK, rt9123->dai_fmt); + if (rt9123->tdm_slots && fmtval !=3D SND_SOC_DAIFMT_DSP_A && fmtval !=3D = SND_SOC_DAIFMT_DSP_B) { + dev_err(dev, "TDM only can support DSP_A or DSP_B format\n"); + return -EINVAL; + } + + switch (fmtval) { + case SND_SOC_DAIFMT_I2S: + audfmt =3D 0; + break; + case SND_SOC_DAIFMT_LEFT_J: + audfmt =3D 1; + break; + case SND_SOC_DAIFMT_RIGHT_J: + audfmt =3D 2; + break; + case SND_SOC_DAIFMT_DSP_B: + audfmt =3D rt9123->tdm_slots ? 4 : 3; + break; + case SND_SOC_DAIFMT_DSP_A: + audfmt =3D rt9123->tdm_slots ? 12 : 11; + break; + default: + dev_err(dev, "Unsupported format %d\n", fmtval); + return -EINVAL; + } + + switch (width =3D params_width(param)) { + case 16: + audbit =3D 0; + break; + case 20: + audbit =3D 1; + break; + case 24: + audbit =3D 2; + break; + case 32: + audbit =3D 3; + break; + case 8: + audbit =3D 4; + break; + default: + dev_err(dev, "Unsupported width %d\n", width); + return -EINVAL; + } + + slot_width =3D params_physical_width(param); + if (rt9123->tdm_slots && slot_width > rt9123->tdm_slot_width) { + dev_err(dev, "Slot width is larger than TDM slot width\n"); + return -EINVAL; + } + + snd_soc_component_write_field(comp, RT9123_REG_I2SOPT, RT9123_MASK_AUDFMT= , audfmt); + snd_soc_component_write_field(comp, RT9123_REG_I2SOPT, RT9123_MASK_AUDBIT= , audbit); + + return 0; +} + +static const struct snd_soc_dai_ops rt9123_dai_ops =3D { + .set_fmt =3D rt9123_dai_set_format, + .set_tdm_slot =3D rt9123_dai_set_tdm_slot, + .hw_params =3D rt9123_dai_hw_params, +}; + +static struct snd_soc_dai_driver rt9123_dai_driver =3D { + .name =3D "HiFi", + .playback =3D { + .stream_name =3D "HiFi Playback", + .formats =3D SNDRV_PCM_FMTBIT_S16 | SNDRV_PCM_FMTBIT_S24 | + SNDRV_PCM_FMTBIT_S32, + .rates =3D SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 | + SNDRV_PCM_RATE_22050 | SNDRV_PCM_RATE_24000 | + SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | + SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_88200 | + SNDRV_PCM_RATE_96000, + .rate_min =3D 8000, + .rate_max =3D 96000, + .channels_min =3D 1, + .channels_max =3D 2, + }, + .ops =3D &rt9123_dai_ops, +}; + +static bool rt9123_readable_reg(struct device *dev, unsigned int reg) +{ + switch (reg) { + case 0x00 ... 0x05: + case 0x12 ... 0x13: + case 0x20 ... 0x21: + case 0x36: + return true; + default: + return false; + } +} + +static bool rt9123_writeable_reg(struct device *dev, unsigned int reg) +{ + switch (reg) { + case 0x01 ... 0x05: + case 0x12 ... 0x13: + case 0x20 ... 0x21: + return true; + default: + return false; + } +} + +static bool rt9123_volatile_reg(struct device *dev, unsigned int reg) +{ + switch (reg) { + case 0x01: + case 0x20: + case 0x36: + return true; + default: + return false; + } +} + +static const struct regmap_config rt9123_regmap_config =3D { + .name =3D "rt9123", + .reg_bits =3D 8, + .val_bits =3D 16, + .val_format_endian =3D REGMAP_ENDIAN_BIG, + .readable_reg =3D rt9123_readable_reg, + .writeable_reg =3D rt9123_writeable_reg, + .volatile_reg =3D rt9123_volatile_reg, + .cache_type =3D REGCACHE_MAPLE, + .num_reg_defaults_raw =3D RT9123_REG_ANAFLAG + 1, +}; + +static int rt9123_i2c_probe(struct i2c_client *i2c) +{ + struct device *dev =3D &i2c->dev; + struct rt9123_priv *rt9123; + struct regmap *regmap; + __be16 value; + u16 venid; + int ret; + + rt9123 =3D devm_kzalloc(dev, sizeof(*rt9123), GFP_KERNEL); + if (!rt9123) + return -ENOMEM; + + rt9123->enable =3D devm_gpiod_get_optional(dev, "enable", GPIOD_OUT_HIGH); + if (IS_ERR(rt9123->enable)) + return PTR_ERR(rt9123->enable); + else if (rt9123->enable) + usleep_range(250, 350); + else + dev_dbg(dev, "No 'enable' GPIO specified, treat it as default on\n"); + + /* Check vendor id information */ + ret =3D i2c_smbus_read_word_data(i2c, RT9123_REG_COMBOID); + if (ret < 0) + return dev_err_probe(dev, ret, "Failed to read vendor-id\n"); + + venid =3D be16_to_cpu(ret); + if ((venid & RT9123_MASK_VENID) !=3D RT9123_FIXED_VENID) + return dev_err_probe(dev, -ENODEV, "Incorrect vendor-id 0x%04x\n", venid= ); + + /* Trigger RG reset before regmap init cache */ + value =3D cpu_to_be16(RT9123_MASK_SWRST); + ret =3D i2c_smbus_write_word_data(i2c, RT9123_REG_AMPCTRL, value); + if (ret) + return dev_err_probe(dev, ret, "Failed to trigger RG reset\n"); + + /* Need to wait 10ms for the reset to complete */ + usleep_range(10000, 11000); + + regmap =3D devm_regmap_init_i2c(i2c, &rt9123_regmap_config); + if (IS_ERR(regmap)) + return dev_err_probe(dev, PTR_ERR(regmap), "Failed to init regmap\n"); + + i2c_set_clientdata(i2c, rt9123); + + pm_runtime_set_autosuspend_delay(dev, 500); + pm_runtime_use_autosuspend(dev); + pm_runtime_set_active(dev); + ret =3D devm_pm_runtime_enable(dev); + if (ret) + return dev_err_probe(dev, ret, "Failed to enable pm runtime\n"); + + return devm_snd_soc_register_component(dev, &rt9123_comp_driver, &rt9123_= dai_driver, 1); +} + +#ifdef CONFIG_PM +static int rt9123_runtime_suspend(struct device *dev) +{ + struct rt9123_priv *rt9123 =3D dev_get_drvdata(dev); + struct regmap *regmap =3D dev_get_regmap(dev, NULL); + + if (rt9123->enable) { + regcache_cache_only(regmap, true); + regcache_mark_dirty(regmap); + gpiod_set_value(rt9123->enable, 0); + } + + return 0; +} + +static int rt9123_runtime_resume(struct device *dev) +{ + struct rt9123_priv *rt9123 =3D dev_get_drvdata(dev); + struct regmap *regmap =3D dev_get_regmap(dev, NULL); + int ret; + + if (rt9123->enable) { + gpiod_set_value(rt9123->enable, 1); + usleep_range(250, 350); + + regcache_cache_only(regmap, false); + ret =3D regcache_sync(regmap); + if (ret) + return ret; + } + + return 0; +} +#endif + +static const struct dev_pm_ops rt9123_dev_pm_ops =3D { + SET_RUNTIME_PM_OPS(rt9123_runtime_suspend, rt9123_runtime_resume, NULL) +}; + +#ifdef CONFIG_OF +static const struct of_device_id rt9123_device_id[] =3D { + { .compatible =3D "richtek,rt9123" }, + {} +}; +MODULE_DEVICE_TABLE(of, rt9123_device_id); +#endif + +#ifdef CONFIG_ACPI +static const struct acpi_device_id rt9123_acpi_match[] =3D { + { "RT9123", 0 }, + {} +}; +MODULE_DEVICE_TABLE(acpi, rt9123_acpi_match); +#endif + +static struct i2c_driver rt9123_i2c_driver =3D { + .driver =3D { + .name =3D "rt9123", + .of_match_table =3D of_match_ptr(rt9123_device_id), + .acpi_match_table =3D ACPI_PTR(rt9123_acpi_match), + .pm =3D pm_ptr(&rt9123_dev_pm_ops), + }, + .probe =3D rt9123_i2c_probe, +}; +module_i2c_driver(rt9123_i2c_driver); + +MODULE_AUTHOR("ChiYuan Huang "); +MODULE_DESCRIPTION("ASoC rt9123 Driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Fri Dec 19 00:16:40 2025 Received: from mg.richtek.com (mg.richtek.com [220.130.44.152]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 88D797FBAC; Thu, 10 Apr 2025 00:57:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=220.130.44.152 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744246659; cv=none; b=HmWDhWkvOEMmgMhKhI6+EUx1w0K/OhD5O5miATe2Sp9x6cWmcuzbfCDgetZq7DV8jbBcZ35jI4lcg1hx1+3bas5weXFAfNPHn7xrSSWhkXETqdFbB78iiEnZEfe1QXqk1BUjn9sCTvthzseQdnTwNjQ9alOIahVexyL5ULcoQOE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744246659; c=relaxed/simple; bh=2g4xJzTbmNKk/9he4TLcxLALW+5TEBNVHWT2L3DnLKY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=M5wQYohQpA1gpr1o6RQVBH7MBYgC+dxYOt8I2ITqsh6h4adb+vacGnbhX6KtSvPTGr9F7px3LNyJMREHZPv4gq8roi+1auxjPZrV4ridaSq3HKkzVgO2p4uPRvnBj3/sg488U80dKpQD0sSFfeMBUAM1wCLUsqK78AOxjG4RLE8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=richtek.com; spf=pass smtp.mailfrom=richtek.com; dkim=pass (2048-bit key) header.d=richtek.com header.i=@richtek.com header.b=DMw+M0kd; arc=none smtp.client-ip=220.130.44.152 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=richtek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=richtek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=richtek.com header.i=@richtek.com header.b="DMw+M0kd" X-MailGates: (SIP:2,PASS,NONE)(compute_score:DELIVER,40,3) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=richtek.com; s=richtek; t=1744246647; bh=DYRoX2r8ApqVFeQ1OMHbCiSpFUsUi/HMCrGR9u7M3eA=; l=1768; h=From:To:Subject:Date:Message-ID:MIME-Version; b=DMw+M0kd8SyoTNwWkCepujmwkT435Bsd1vXaYevPzQJQM/LDaog6Q4cd7XZzot1kz Y0tICJ9XIH9SHM8pEhPhotPzQIAHYyCkrGjd70FmkQNsXfYTnkZ7JL8yOJogMHRWV/ iQa2PRhqULj/epvGqsEL3vmOBTMhsT1qNKyw2wF5rx/2X8Qzp0RJftYojwJpl7YFVt fWDHRObE4Of9jQecX1ZMq5hHQma2WOljrrnAUaf8ZpcfsXZZbJ+RPkStA0pnb8m715 Lr+EmDJk57zGUbXYdyNPllms2cz+Ki3t1dIO3rZzr3yqz93hnKHkK2oZwF4dmgXYrh kfAPRxZ74o1nQ== Received: from 192.168.10.46 by mg.richtek.com with MailGates ESMTPS Server V6.0(2132252:0:AUTH_RELAY) (envelope-from ) (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256/256); Thu, 10 Apr 2025 08:56:57 +0800 (CST) Received: from ex3.rt.l (192.168.10.46) by ex3.rt.l (192.168.10.46) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.11; Thu, 10 Apr 2025 08:56:57 +0800 Received: from git-send.richtek.com (192.168.10.154) by ex3.rt.l (192.168.10.45) with Microsoft SMTP Server id 15.2.1544.11 via Frontend Transport; Thu, 10 Apr 2025 08:56:57 +0800 From: To: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Liam Girdwood , Jaroslav Kysela , Takashi Iwai , ChiYuan Huang , Otto lin , Allen Lin , , , Subject: [PATCH v2 3/4] ASoC: dt-bindings: Add bindings for Richtek rt9123p Date: Thu, 10 Apr 2025 08:58:12 +0800 Message-ID: <0c80e1c6165fee5e9884d541167eee0a7f676c06.1744245663.git.cy_huang@richtek.com> X-Mailer: git-send-email 2.43.5 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Document the ASoC Richtek rt9123p. Signed-off-by: ChiYuan Huang Reviewed-by: Rob Herring (Arm) --- v2 - Modify the property name from 'enable-delay' to 'enable-delay-ms' to make= the time unit more specific --- .../bindings/sound/richtek,rt9123p.yaml | 48 +++++++++++++++++++ 1 file changed, 48 insertions(+) create mode 100644 Documentation/devicetree/bindings/sound/richtek,rt9123p= .yaml diff --git a/Documentation/devicetree/bindings/sound/richtek,rt9123p.yaml b= /Documentation/devicetree/bindings/sound/richtek,rt9123p.yaml new file mode 100644 index 000000000000..693511dfdda4 --- /dev/null +++ b/Documentation/devicetree/bindings/sound/richtek,rt9123p.yaml @@ -0,0 +1,48 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/sound/richtek,rt9123p.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Richtek RT9123P Audio Amplifier + +maintainers: + - ChiYuan Huang + +description: + RT9123P is a RT9123 variant which does not support I2C control. + +allOf: + - $ref: dai-common.yaml# + +properties: + compatible: + enum: + - richtek,rt9123p + + '#sound-dai-cells': + const: 0 + + enable-gpios: + maxItems: 1 + + enable-delay-ms: + description: + Delay time for 'ENABLE' pin changes intended to make I2S clocks read= y to + prevent speaker pop noise. The unit is in millisecond. + +required: + - compatible + - '#sound-dai-cells' + +unevaluatedProperties: false + +examples: + - | + #include + + amplifier { + compatible =3D "richtek,rt9123p"; + enable-gpios =3D <&gpio 26 GPIO_ACTIVE_HIGH>; + #sound-dai-cells =3D <0>; + }; --=20 2.34.1 From nobody Fri Dec 19 00:16:40 2025 Received: from mg.richtek.com (mg.richtek.com [220.130.44.152]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 88D4F7FBA2; Thu, 10 Apr 2025 00:57:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=220.130.44.152 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744246658; cv=none; b=LD2ZkAL84S+X+DC7Lxp6sH1b+ap/QSYXTpjt4f8ncy5wYbTpksHt//eXmeJWRH2sbLWNEHuCROeVugEGShkAA9t8d0twQee98JZitW7I3Fda5OTUIevgwy8eSjkHyf1jewWSIN0qRJkduJhbfvLcVHafRODjk/o4tBuuKFlKPSI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744246658; c=relaxed/simple; bh=jsRmgAe2t+MxVZJSS+HV/F3n5Gw0WYnO0MwsfyNft8E=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fSt2SYmQJ61Rf6CAON3EV8nERr1/TGLFrKyAXLQTuBxsvAbFdP635JmJO6bmemvooJKRg75nLE8td0HdUKiW/dyoy55EWTf8EQrLr8yy4lPL+a7z2EwlezYlhHuL+guDapQitP7nbPb55qMJyL6DigRccsFi4PUC8XaT/EQDgiY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=richtek.com; spf=pass smtp.mailfrom=richtek.com; dkim=pass (2048-bit key) header.d=richtek.com header.i=@richtek.com header.b=RrAQ2uBm; arc=none smtp.client-ip=220.130.44.152 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=richtek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=richtek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=richtek.com header.i=@richtek.com header.b="RrAQ2uBm" X-MailGates: (SIP:2,PASS,NONE)(compute_score:DELIVER,40,3) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=richtek.com; s=richtek; t=1744246647; bh=A+7RJcI16tG9MtFLyrjqbZGmBwKN1YcqzXMKUfpEqHM=; l=7133; h=From:To:Subject:Date:Message-ID:MIME-Version; b=RrAQ2uBmuItIU6xdLveEM2QrXC94kT+3hVXWlR0GaxAl2QO3Y39wlcqzAwRcCKJK7 O55a4CAoDOCx6WNKGz0+gLi0kBdVq1Wwa9RphNkfZk0dbOBzZWZvnw85sa6so+GEZm ++vfu1VDesUUkXqBGyV2APuJDZ3NpcK40vXIQlKFArwwT6rxJSygUssyaSLHzZaLpf elPxB0HoBHCRDb+pPCdMD0qX6LamDdOkdJIWHER94QDUYRJkBs4tM58mJKAezrzPef u8DudDt6KMTAFxLbUlH8XE2ZsQ9+tJkSDRR3n8LcO7WgLEa6ffsse/7wMjdBroqxBe F9HdhLjthZjAA== Received: from 192.168.10.46 by mg.richtek.com with MailGates ESMTPS Server V6.0(2132266:0:AUTH_RELAY) (envelope-from ) (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256/256); Thu, 10 Apr 2025 08:56:57 +0800 (CST) Received: from ex3.rt.l (192.168.10.46) by ex3.rt.l (192.168.10.46) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.11; Thu, 10 Apr 2025 08:56:57 +0800 Received: from git-send.richtek.com (192.168.10.154) by ex3.rt.l (192.168.10.45) with Microsoft SMTP Server id 15.2.1544.11 via Frontend Transport; Thu, 10 Apr 2025 08:56:57 +0800 From: To: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Liam Girdwood , Jaroslav Kysela , Takashi Iwai , ChiYuan Huang , Otto lin , Allen Lin , , , Subject: [PATCH v2 4/4] ASoC: codecs: Add support for Richtek rt9123p Date: Thu, 10 Apr 2025 08:58:13 +0800 Message-ID: X-Mailer: git-send-email 2.43.5 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Add codec driver for Richtek rt9123p. Signed-off-by: ChiYuan Huang --- v2 - Update the property parsing from 'enable-delay' to 'enable-delay-ms' --- sound/soc/codecs/Kconfig | 6 ++ sound/soc/codecs/Makefile | 2 + sound/soc/codecs/rt9123p.c | 171 +++++++++++++++++++++++++++++++++++++ 3 files changed, 179 insertions(+) create mode 100644 sound/soc/codecs/rt9123p.c diff --git a/sound/soc/codecs/Kconfig b/sound/soc/codecs/Kconfig index c61b2d3cf284..b0fa935846c0 100644 --- a/sound/soc/codecs/Kconfig +++ b/sound/soc/codecs/Kconfig @@ -1832,6 +1832,12 @@ config SND_SOC_RT9123 Enable support for the I2C control mode of Richtek RT9123 3.2W mono Class-D audio amplifier. =20 +config SND_SOC_RT9123P + tristate "Richtek RT9123P Mono Class-D Amplifier" + help + Enable support for the HW control mode of Richtek RT9123P 3.2W mono + Class-D audio amplifier. + config SND_SOC_RTQ9128 tristate "Richtek RTQ9128 45W Digital Input Amplifier" depends on I2C diff --git a/sound/soc/codecs/Makefile b/sound/soc/codecs/Makefile index d8d0bc367af8..fba699701804 100644 --- a/sound/soc/codecs/Makefile +++ b/sound/soc/codecs/Makefile @@ -271,6 +271,7 @@ snd-soc-rt721-sdca-y :=3D rt721-sdca.o rt721-sdca-sdw.o snd-soc-rt722-sdca-y :=3D rt722-sdca.o rt722-sdca-sdw.o snd-soc-rt9120-y :=3D rt9120.o snd-soc-rt9123-y :=3D rt9123.o +snd-soc-rt9123p-y :=3D rt9123p.o snd-soc-rtq9128-y :=3D rtq9128.o snd-soc-sdw-mockup-y :=3D sdw-mockup.o snd-soc-sgtl5000-y :=3D sgtl5000.o @@ -686,6 +687,7 @@ obj-$(CONFIG_SND_SOC_RT721_SDCA_SDW) +=3D snd-soc-r= t721-sdca.o obj-$(CONFIG_SND_SOC_RT722_SDCA_SDW) +=3D snd-soc-rt722-sdca.o obj-$(CONFIG_SND_SOC_RT9120) +=3D snd-soc-rt9120.o obj-$(CONFIG_SND_SOC_RT9123) +=3D snd-soc-rt9123.o +obj-$(CONFIG_SND_SOC_RT9123P) +=3D snd-soc-rt9123p.o obj-$(CONFIG_SND_SOC_RTQ9128) +=3D snd-soc-rtq9128.o obj-$(CONFIG_SND_SOC_SDW_MOCKUP) +=3D snd-soc-sdw-mockup.o obj-$(CONFIG_SND_SOC_SGTL5000) +=3D snd-soc-sgtl5000.o diff --git a/sound/soc/codecs/rt9123p.c b/sound/soc/codecs/rt9123p.c new file mode 100644 index 000000000000..d509659e735b --- /dev/null +++ b/sound/soc/codecs/rt9123p.c @@ -0,0 +1,171 @@ +// SPDX-License-Identifier: GPL-2.0-only +// +// rt9123p.c -- RT9123 (HW Mode) ALSA SoC Codec driver +// +// Author: ChiYuan Huang + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +struct rt9123p_priv { + struct gpio_desc *enable; + unsigned int enable_delay; + int enable_switch; +}; + +static int rt9123p_daiops_trigger(struct snd_pcm_substream *substream, int= cmd, + struct snd_soc_dai *dai) +{ + struct snd_soc_component *comp =3D dai->component; + struct rt9123p_priv *rt9123p =3D snd_soc_component_get_drvdata(comp); + + if (!rt9123p->enable) + return 0; + + switch (cmd) { + case SNDRV_PCM_TRIGGER_START: + case SNDRV_PCM_TRIGGER_RESUME: + case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: + mdelay(rt9123p->enable_delay); + if (rt9123p->enable_switch) { + gpiod_set_value(rt9123p->enable, 1); + dev_dbg(comp->dev, "set enable to 1"); + } + break; + case SNDRV_PCM_TRIGGER_STOP: + case SNDRV_PCM_TRIGGER_SUSPEND: + case SNDRV_PCM_TRIGGER_PAUSE_PUSH: + gpiod_set_value(rt9123p->enable, 0); + dev_dbg(comp->dev, "set enable to 0"); + break; + default: + break; + } + + return 0; +} + +static int rt9123p_enable_event(struct snd_soc_dapm_widget *w, struct snd_= kcontrol *kcontrol, + int event) +{ + struct snd_soc_component *comp =3D snd_soc_dapm_to_component(w->dapm); + struct rt9123p_priv *rt9123p =3D snd_soc_component_get_drvdata(comp); + + if (event & SND_SOC_DAPM_POST_PMU) + rt9123p->enable_switch =3D 1; + else if (event & SND_SOC_DAPM_POST_PMD) + rt9123p->enable_switch =3D 0; + + return 0; +} + +static const struct snd_soc_dapm_widget rt9123p_dapm_widgets[] =3D { + SND_SOC_DAPM_OUTPUT("SPK"), + SND_SOC_DAPM_OUT_DRV_E("Amp Drv", SND_SOC_NOPM, 0, 0, NULL, 0, rt9123p_en= able_event, + SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), +}; + +static const struct snd_soc_dapm_route rt9123p_dapm_routes[] =3D { + {"Amp Drv", NULL, "HiFi Playback"}, + {"SPK", NULL, "Amp Drv"}, +}; + +static const struct snd_soc_component_driver rt9123p_comp_driver =3D { + .dapm_widgets =3D rt9123p_dapm_widgets, + .num_dapm_widgets =3D ARRAY_SIZE(rt9123p_dapm_widgets), + .dapm_routes =3D rt9123p_dapm_routes, + .num_dapm_routes =3D ARRAY_SIZE(rt9123p_dapm_routes), + .idle_bias_on =3D 1, + .use_pmdown_time =3D 1, + .endianness =3D 1, +}; + +static const struct snd_soc_dai_ops rt9123p_dai_ops =3D { + .trigger =3D rt9123p_daiops_trigger, +}; + +static struct snd_soc_dai_driver rt9123p_dai_driver =3D { + .name =3D "HiFi", + .playback =3D { + .stream_name =3D "HiFi Playback", + .formats =3D SNDRV_PCM_FMTBIT_S16 | SNDRV_PCM_FMTBIT_S24 | + SNDRV_PCM_FMTBIT_S32, + .rates =3D SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 | + SNDRV_PCM_RATE_22050 | SNDRV_PCM_RATE_24000 | + SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | + SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_88200 | + SNDRV_PCM_RATE_96000, + .rate_min =3D 8000, + .rate_max =3D 96000, + .channels_min =3D 1, + .channels_max =3D 2, + }, + .ops =3D &rt9123p_dai_ops, +}; + +static int rt9123p_platform_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct rt9123p_priv *rt9123p; + int ret; + + rt9123p =3D devm_kzalloc(dev, sizeof(*rt9123p), GFP_KERNEL); + if (!rt9123p) + return -ENOMEM; + + rt9123p->enable =3D devm_gpiod_get_optional(dev, "enable", GPIOD_OUT_LOW); + if (IS_ERR(rt9123p->enable)) + return PTR_ERR(rt9123p->enable); + + ret =3D device_property_read_u32(dev, "enable-delay-ms", &rt9123p->enable= _delay); + if (ret) { + rt9123p->enable_delay =3D 0; + dev_dbg(dev, "no optional property 'enable-delay-ms' found, default: no = delay\n"); + } + + platform_set_drvdata(pdev, rt9123p); + + return devm_snd_soc_register_component(dev, &rt9123p_comp_driver, &rt9123= p_dai_driver, 1); +} + +#ifdef CONFIG_OF +static const struct of_device_id rt9123p_device_id[] =3D { + { .compatible =3D "richtek,rt9123p" }, + {} +}; +MODULE_DEVICE_TABLE(of, rt9123p_device_id); +#endif + +#ifdef CONFIG_ACPI +static const struct acpi_device_id rt9123p_acpi_match[] =3D { + { "RT9123P", 0 }, + {} +}; +MODULE_DEVICE_TABLE(acpi, rt9123p_acpi_match); +#endif + +static struct platform_driver rt9123p_platform_driver =3D { + .driver =3D { + .name =3D "rt9123p", + .of_match_table =3D of_match_ptr(rt9123p_device_id), + .acpi_match_table =3D ACPI_PTR(rt9123p_acpi_match), + }, + .probe =3D rt9123p_platform_probe, +}; +module_platform_driver(rt9123p_platform_driver); + +MODULE_AUTHOR("ChiYuan Huang "); +MODULE_DESCRIPTION("ASoC rt9123p Driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1