From nobody Mon Dec 15 21:27:23 2025 Received: from mail-ot1-f49.google.com (mail-ot1-f49.google.com [209.85.210.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 901F1232452; Wed, 15 Jan 2025 06:33:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736922817; cv=none; b=CSPYP8TT8ZmK9GB+RM2C4WtAxbe8GI5UrZ5WnacJdBabsbDxH4BkSqWhjNLjKufYH+npKqz/lGJl2jzsjjop5m2PdxB+rwfnXsIl15oG9i0406zy1n1KyOfHUp9yO+hwLTv6b04UuPhmpAgZUZ6kzQvGwp8UCc2fLFxYTUcE/2U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736922817; c=relaxed/simple; bh=vT69TqM5/DlOWDZu2YlRBVZ91d+x3IQ/iA/o4+YMjdo=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=sHkhp3ZxbcdX7N/V/YxKvPqf5B/VeenxDlqstL/pqQ6SzPR5sMC3cX8wotvYwFmxrHjHmKu7cUZgBGrPGOhd2ZEvr1AgYWnEn6ALXY3Ofei9Xc5fah/FCHUthVzjYyAlE1rC1RKpiBUw3AzDSR94uQPeb3YpUMHlfQ7Z1GYhqZA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MITiJIpe; arc=none smtp.client-ip=209.85.210.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MITiJIpe" Received: by mail-ot1-f49.google.com with SMTP id 46e09a7af769-71e2764aa46so3763412a34.2; Tue, 14 Jan 2025 22:33:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736922814; x=1737527614; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=vjPLS+87c164zvN8uut+ZV6gycKxJWoni1PwVPwNYxc=; b=MITiJIpe7+LVOHhEnDEHtwo1Ksi3FdOPUj5sSUyT4sSHwj/oY1h8tcm5xuc19++nqe /nOHGEclsMZqpUNxDaQNqr9+87qFywxrdCnlKtZYDyh+7Y2zoxyY1/3791CaAXWUrobj mkQgpNg72dpsq+EQ2mwPVmctUjlu8FULUDT+C3ZKkmHVIt6UHs0W3U5/5AVYVgUoeTyx MoVgmcV4k1RLuZnWXllIvv+mtnh4qFLQgP5SxKXKuv/Ks6lY+02G/Rl/eoz0Yhw3EKHb GwL/YWq0lYFw31n/IsMh1PDRE+gvB+JFebRDfOAfEaeU/KfvNwVKVwcI7SA4cc+/eTvD LPbg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736922814; x=1737527614; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vjPLS+87c164zvN8uut+ZV6gycKxJWoni1PwVPwNYxc=; b=sbMHqggiSk3t14kYg9T6LAwHvHLk3mG4a9aEVebzzkrGDGmB0LA+Zw8CiEd6m3kjSp J2BiITls3ZIqq1QzgN4yhEu4gNJUpn51hf+E1iQRtSFoINCkirKwIhbX79ZURc9epn4X xRdYjBgp9lMt5bwi4gNZK4GXVVKgWhk/XQlBEsZZEit3qIOrQRbvky8QusRy2fm8Qkac 5Al5fwedU/swjK0OSgacg6l4gd5IJ6O1jEs6BJjd/9qcAEmJgvsCfWZ7P1EdxukwE4FC 4fKRrcBBEpeZfexRRGrS45o+Y4Idao++5oIuMi3cji6PJQ30QXunXkaFT4i4I+N2KQO6 xpCA== X-Forwarded-Encrypted: i=1; AJvYcCUQyEdrmVMhc9aNcpAkcJuDzTdPy5A7nHLGRlYov07S1ZGBFtiWfDPEAB6wGxtU/0EEnDstvJn9fXR1otjM@vger.kernel.org, AJvYcCWXMub8DDOte+CTpqHSS2ywW/1DZQfIZW6FnXGmesFuKSGBvxuuIwdVQQNRi4pvYKxG1TAuDGxHpocf@vger.kernel.org X-Gm-Message-State: AOJu0Ywa8wmkS2OPnjULGkCc6WVmpJ9HFTVVyTUMvrdbH13k0PieBhbb OJkNNkpOWX/1gn2NHZCKiyBwGqI9RoipWO+q/wrCdqToz0I2XI4TQHLL8xcv X-Gm-Gg: ASbGncu3Rt2F+I5DLRsCZdOcKesp2j118znJ82J2u4QLB/ZRVqMyErPtvElb+rYgoUd LZYqxhR0QmUg9koL1LYm6TO4AUMMF3o55NzGM4/P7COBaOTveAWt12khhgaFYGD4DWUSEdMIPz8 mrWI5HLkDVvSicV2BOzwvH8haMF4+flLc8y1wi7qocQ3r8jyJgZO+DLbrV0QeIgJGA2tXeS65o1 HeLkWyilyXf6nkO5IHv4NLnGsKpnhkHb6E6bBMH+VWFlr0DOz6P2o74yKz+WaZqUMk= X-Google-Smtp-Source: AGHT+IHJ0fRsrZOJ5WCpP1mUvMfEhSmwHHeo2V+axn7r2mLfWnYK4N8MJqFEaFRilpt3uQk+aUC6oA== X-Received: by 2002:a05:6830:630e:b0:71e:240a:4828 with SMTP id 46e09a7af769-721e2e59135mr19635685a34.16.1736922814398; Tue, 14 Jan 2025 22:33:34 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-7231861bfebsm5394941a34.51.2025.01.14.22.33.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jan 2025 22:33:33 -0800 (PST) From: Chen Wang To: u.kleine-koenig@baylibre.com, aou@eecs.berkeley.edu, arnd@arndb.de, unicorn_wang@outlook.com, conor+dt@kernel.org, guoren@kernel.org, inochiama@outlook.com, krzk+dt@kernel.org, palmer@dabbelt.com, paul.walmsley@sifive.com, robh@kernel.org, tglx@linutronix.de, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, xiaoguang.xing@sophgo.com, fengchun.li@sophgo.com, samuel.holland@sifive.com, christophe.jaillet@wanadoo.fr Subject: [PATCH v3 1/3] dt-bindings: interrupt-controller: Add Sophgo SG2042 MSI Date: Wed, 15 Jan 2025 14:33:23 +0800 Message-Id: X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Add binding for Sophgo SG2042 MSI controller. Signed-off-by: Chen Wang --- .../sophgo,sg2042-msi.yaml | 58 +++++++++++++++++++ 1 file changed, 58 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/= sophgo,sg2042-msi.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/sophgo,= sg2042-msi.yaml b/Documentation/devicetree/bindings/interrupt-controller/so= phgo,sg2042-msi.yaml new file mode 100644 index 000000000000..f641df191787 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-= msi.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/sophgo,sg2042-msi.= yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo SG2042 MSI Controller + +maintainers: + - Chen Wang + +description: + This interrupt controller is in Sophgo SG2042 for transforming interrupt= s from + PCIe MSI to PLIC interrupts. + +allOf: + - $ref: /schemas/interrupts.yaml# + - $ref: /schemas/interrupt-controller/msi-controller.yaml# + +properties: + compatible: + const: sophgo,sg2042-msi + + reg: + items: + - description: msi doorbell address + - description: clear register + + reg-names: + items: + - const: doorbell + - const: clr + + msi-controller: true + + msi-ranges: + maxItems: 1 + +required: + - compatible + - reg + - reg-names + - msi-controller + - msi-ranges + +unevaluatedProperties: false + +examples: + - | + #include + msi-controller@30000000 { + compatible =3D "sophgo,sg2042-msi"; + reg =3D <0x30000000 0x4>, <0x30000008 0x4>; + reg-names =3D "doorbell", "clr"; + msi-controller; + msi-ranges =3D <&plic 64 IRQ_TYPE_LEVEL_HIGH 32>; + interrupt-parent =3D <&plic>; + }; --=20 2.34.1 From nobody Mon Dec 15 21:27:23 2025 Received: from mail-ot1-f49.google.com (mail-ot1-f49.google.com [209.85.210.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2BF1422F381; Wed, 15 Jan 2025 06:33:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736922836; cv=none; b=szF51/+wbSh2n5K1SethPSltlWZb3vpQLsSeXY80zQ0TZnq2FLN+QacmFdRSVFJ5I681mBQRmD5YxMifLtF0I7/9jYYCkjoI6xjVBpuqEci1aiGwC+W54sMFKE35u976vYMybOJegwV2sWDaL+ez0SX5vgfBYlqj125eqn3qu7c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736922836; c=relaxed/simple; bh=fAPQUDXp3QUe0Bz/J1dz9Mff7QBrXeIgus887Hbm1D4=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Hl8OblWn+728kDXEEqtZlvxKNYbtZlcP9/z5r0GnW7NNCv44LRguprtiheMTerlAdVNFhJdSaZ2jTAS40317I+rBNj2hDVhFtTHjP3xfR2kCz/fdKWDlXSl172JEBszM4yvdZwzMxkLSI/YTg4IIyzCj0zzHOqPgRhvH5PieLGY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=e3aWs8hf; arc=none smtp.client-ip=209.85.210.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="e3aWs8hf" Received: by mail-ot1-f49.google.com with SMTP id 46e09a7af769-71e2dccdb81so4357550a34.1; Tue, 14 Jan 2025 22:33:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736922834; x=1737527634; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=UzjTeEY2+sET1QtOARyHjdsr1nFiQCmKj/PSNb9JIQ4=; b=e3aWs8hf6qiL5GS5FtvoW//0Mwn/y19Y6x/hP/45Gs3dXI7r8n3g9xPGLfOvzRdV0N JjXc8m9nx9q/KAw6GM3Ulr/j01bLHE3LPyT9GthrL+QIHKcwvud8PwqQhnzzOwacCvW4 t6wLfW+3nD3A+XOl1B3fzzV3KvoqycoRX+uFVvEODQq471m0421Z4gikX3QQd85DDfW+ MdeFzoiCiN19/GgkkcE5KondjvFjs8KVITQuHLyoddHfLg5/6kVzli9ybmoX5BSB1+Qk QzKUmQ7JIr9mN+ruLnBiBEKZxBVeT4KTQXhI9DNGkxny19CSZfWQ8tClF36/ndmPhZGa Sovg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736922834; x=1737527634; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UzjTeEY2+sET1QtOARyHjdsr1nFiQCmKj/PSNb9JIQ4=; b=xLdeNFABKD+/09PLG7e+4W3g1xA8WYefbgtUeQtkUBp5AfOOrUwuSet9v1YHqWvOFv n2sEQEDiHM/ObreqVjx2k2W3OIqCJkLv7di9RPsIyhAkjs+MC7kZC63XQcePYiuXi7N4 KR4tSELFE90Mg95f2ZmMQeAMkIgfKZ2+kyltczLnMnuJNJkKtO1EaN+JfwA2xNDRcHAL XEOcYYB2JaEjW9/tQNQ6/PEcThSW/dZyQJQuVQHBwEiSRtLiKY1WVfdWlqI3d3WvkXaF xgtfM2aypnTBqyiz3hNHpYpqF/r/NctM6h5NQ3s+bQI8vkytDOQQVYcLFsNRk3815ybq Opqg== X-Forwarded-Encrypted: i=1; AJvYcCWZNVsW0DtccOOe8dFAsJj2XsgZ7fbmT9FQGH+Ile5Nrn+G+QyzEatA657sR3xkLxbHzQBhH65e/HARtYq/@vger.kernel.org, AJvYcCWbdJdLYU2Xh7eiLbywf1uknfmVFSgzdINoTv1R/7i2bmvG72VjcbTEcFSGZDOQhKCXmbNayxJuxr9w@vger.kernel.org X-Gm-Message-State: AOJu0YyFEqHC6Yit/9xL6Mkg8B24gpEcfUKQkEBHFyKk2fx0Poo4LFlj djls6TfehtMo7Y6APRGPcbfU/kZ/B2a6aYH1JNu0pTexkZaVdqih X-Gm-Gg: ASbGnctM4pi9TBKMsF8vfTbXE8pWYmM27PGK2gLCrkfxW38Tbasv94JURJ5OtN8Cw38 SdOJB4/6NlIqt7Q82OQd0MYUjalQ53pfgxWHA1uvkPUUHjU9nKzxn2Vvm8ykFsefuBjfqGmVrf3 6qGz3vZGcEebajar9lPK0klk7KJNMYLzKwioZiMXDnCn4fk5oHgQEGHO2Fc+gLvYQf7O43pvF6M FTdUZw6FMgQsdnYbtbkaGievOs535pGdBb6J/eaelSeVqkyTrWUCryMD2Xo/uCsjcU= X-Google-Smtp-Source: AGHT+IHXAw89dGDyX9Nw8CfePHQKR3L/8boZN0/bHFRvrKiAMKe05eg8QKM7xv5N0LeiBS3sNhSU1g== X-Received: by 2002:a05:6830:7185:b0:71d:fb64:b601 with SMTP id 46e09a7af769-721e2ef8013mr19422504a34.27.1736922834050; Tue, 14 Jan 2025 22:33:54 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-7232698f926sm4756652a34.40.2025.01.14.22.33.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jan 2025 22:33:52 -0800 (PST) From: Chen Wang To: u.kleine-koenig@baylibre.com, aou@eecs.berkeley.edu, arnd@arndb.de, unicorn_wang@outlook.com, conor+dt@kernel.org, guoren@kernel.org, inochiama@outlook.com, krzk+dt@kernel.org, palmer@dabbelt.com, paul.walmsley@sifive.com, robh@kernel.org, tglx@linutronix.de, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, xiaoguang.xing@sophgo.com, fengchun.li@sophgo.com, samuel.holland@sifive.com, christophe.jaillet@wanadoo.fr Subject: [PATCH v3 2/3] irqchip: Add the Sophgo SG2042 MSI interrupt controller Date: Wed, 15 Jan 2025 14:33:45 +0800 Message-Id: X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Add driver for Sophgo SG2042 MSI interrupt controller. Signed-off-by: Chen Wang --- drivers/irqchip/Kconfig | 12 ++ drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-sg2042-msi.c | 268 +++++++++++++++++++++++++++++++ 3 files changed, 281 insertions(+) create mode 100644 drivers/irqchip/irq-sg2042-msi.c diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index 9bee02db1643..161fb5df857f 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -749,6 +749,18 @@ config MCHP_EIC help Support for Microchip External Interrupt Controller. =20 +config SOPHGO_SG2042_MSI + bool "Sophgo SG2042 MSI Controller" + depends on ARCH_SOPHGO || COMPILE_TEST + depends on PCI + select IRQ_DOMAIN_HIERARCHY + select IRQ_MSI_LIB + select PCI_MSI + help + Support for the Sophgo SG2042 MSI Controller. + This on-chip interrupt controller enables MSI sources to be + routed to the primary PLIC controller on SoC. + config SUNPLUS_SP7021_INTC bool "Sunplus SP7021 interrupt controller" if COMPILE_TEST default SOC_SP7021 diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index 25e9ad29b8c4..dd60e597491d 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -128,4 +128,5 @@ obj-$(CONFIG_WPCM450_AIC) +=3D irq-wpcm450-aic.o obj-$(CONFIG_IRQ_IDT3243X) +=3D irq-idt3243x.o obj-$(CONFIG_APPLE_AIC) +=3D irq-apple-aic.o obj-$(CONFIG_MCHP_EIC) +=3D irq-mchp-eic.o +obj-$(CONFIG_SOPHGO_SG2042_MSI) +=3D irq-sg2042-msi.o obj-$(CONFIG_SUNPLUS_SP7021_INTC) +=3D irq-sp7021-intc.o diff --git a/drivers/irqchip/irq-sg2042-msi.c b/drivers/irqchip/irq-sg2042-= msi.c new file mode 100644 index 000000000000..1f88e1671e5c --- /dev/null +++ b/drivers/irqchip/irq-sg2042-msi.c @@ -0,0 +1,268 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * SG2042 MSI Controller + * + * Copyright (C) 2024 Sophgo Technology Inc. + * Copyright (C) 2024 Chen Wang + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "irq-msi-lib.h" + +#define SG2042_MAX_MSI_VECTOR 32 + +struct sg2042_msi_chipdata { + void __iomem *reg_clr; // clear reg, see TRM, 10.1.33, GP_INTR0_CLR + + phys_addr_t doorbell_addr; // see TRM, 10.1.32, GP_INTR0_SET + + u32 irq_first; // The vector number that MSIs starts + u32 num_irqs; // The number of vectors for MSIs + + DECLARE_BITMAP(msi_map, SG2042_MAX_MSI_VECTOR); + struct mutex msi_map_lock; // lock for msi_map +}; + +static int sg2042_msi_allocate_hwirq(struct sg2042_msi_chipdata *data, int= num_req) +{ + int first; + + guard(mutex)(&data->msi_map_lock); + first =3D bitmap_find_free_region(data->msi_map, data->num_irqs, + get_count_order(num_req)); + return first >=3D 0 ? first : -ENOSPC; +} + +static void sg2042_msi_free_hwirq(struct sg2042_msi_chipdata *data, + int hwirq, int num_req) +{ + guard(mutex)(&data->msi_map_lock); + bitmap_release_region(data->msi_map, hwirq, get_count_order(num_req)); +} + +static void sg2042_msi_irq_ack(struct irq_data *d) +{ + struct sg2042_msi_chipdata *data =3D irq_data_get_irq_chip_data(d); + int bit_off =3D d->hwirq; + + writel(1 << bit_off, data->reg_clr); + + irq_chip_ack_parent(d); +} + +static void sg2042_msi_irq_compose_msi_msg(struct irq_data *d, + struct msi_msg *msg) +{ + struct sg2042_msi_chipdata *data =3D irq_data_get_irq_chip_data(d); + + msg->address_hi =3D upper_32_bits(data->doorbell_addr); + msg->address_lo =3D lower_32_bits(data->doorbell_addr); + msg->data =3D 1 << d->hwirq; +} + +static const struct irq_chip sg2042_msi_middle_irq_chip =3D { + .name =3D "SG2042 MSI", + .irq_ack =3D sg2042_msi_irq_ack, + .irq_mask =3D irq_chip_mask_parent, + .irq_unmask =3D irq_chip_unmask_parent, +#ifdef CONFIG_SMP + .irq_set_affinity =3D irq_chip_set_affinity_parent, +#endif + .irq_compose_msi_msg =3D sg2042_msi_irq_compose_msi_msg, +}; + +static int sg2042_msi_parent_domain_alloc(struct irq_domain *domain, + unsigned int virq, int hwirq) +{ + struct sg2042_msi_chipdata *data =3D domain->host_data; + struct irq_fwspec fwspec; + struct irq_data *d; + int ret; + + fwspec.fwnode =3D domain->parent->fwnode; + fwspec.param_count =3D 2; + fwspec.param[0] =3D data->irq_first + hwirq; + fwspec.param[1] =3D IRQ_TYPE_EDGE_RISING; + + ret =3D irq_domain_alloc_irqs_parent(domain, virq, 1, &fwspec); + if (ret) + return ret; + + d =3D irq_domain_get_irq_data(domain->parent, virq); + return d->chip->irq_set_type(d, IRQ_TYPE_EDGE_RISING); +} + +static int sg2042_msi_middle_domain_alloc(struct irq_domain *domain, + unsigned int virq, + unsigned int nr_irqs, void *args) +{ + struct sg2042_msi_chipdata *data =3D domain->host_data; + int hwirq, err, i; + + hwirq =3D sg2042_msi_allocate_hwirq(data, nr_irqs); + if (hwirq < 0) + return hwirq; + + for (i =3D 0; i < nr_irqs; i++) { + err =3D sg2042_msi_parent_domain_alloc(domain, virq + i, hwirq + i); + if (err) + goto err_hwirq; + + irq_domain_set_hwirq_and_chip(domain, virq + i, hwirq + i, + &sg2042_msi_middle_irq_chip, data); + } + + return 0; + +err_hwirq: + sg2042_msi_free_hwirq(data, hwirq, nr_irqs); + irq_domain_free_irqs_parent(domain, virq, i); + + return err; +} + +static void sg2042_msi_middle_domain_free(struct irq_domain *domain, + unsigned int virq, + unsigned int nr_irqs) +{ + struct irq_data *d =3D irq_domain_get_irq_data(domain, virq); + struct sg2042_msi_chipdata *data =3D irq_data_get_irq_chip_data(d); + + irq_domain_free_irqs_parent(domain, virq, nr_irqs); + sg2042_msi_free_hwirq(data, d->hwirq, nr_irqs); +} + +static const struct irq_domain_ops sg2042_msi_middle_domain_ops =3D { + .alloc =3D sg2042_msi_middle_domain_alloc, + .free =3D sg2042_msi_middle_domain_free, + .select =3D msi_lib_irq_domain_select, +}; + +#define SG2042_MSI_FLAGS_REQUIRED (MSI_FLAG_USE_DEF_DOM_OPS | \ + MSI_FLAG_USE_DEF_CHIP_OPS) + +#define SG2042_MSI_FLAGS_SUPPORTED MSI_GENERIC_FLAGS_MASK + +static struct msi_parent_ops sg2042_msi_parent_ops =3D { + .required_flags =3D SG2042_MSI_FLAGS_REQUIRED, + .supported_flags =3D SG2042_MSI_FLAGS_SUPPORTED, + .bus_select_mask =3D MATCH_PCI_MSI, + .bus_select_token =3D DOMAIN_BUS_NEXUS, + .prefix =3D "SG2042-", + .init_dev_msi_info =3D msi_lib_init_dev_msi_info, +}; + +static int sg2042_msi_init_domains(struct sg2042_msi_chipdata *data, + struct device_node *node) +{ + struct fwnode_handle *fwnode =3D of_node_to_fwnode(node); + struct irq_domain *plic_domain, *middle_domain; + struct device_node *plic_node; + + if (!of_find_property(node, "interrupt-parent", NULL)) { + pr_err("Can't find interrupt-parent!\n"); + return -EINVAL; + } + + plic_node =3D of_irq_find_parent(node); + if (!plic_node) { + pr_err("Failed to find the PLIC node!\n"); + return -ENXIO; + } + + plic_domain =3D irq_find_host(plic_node); + of_node_put(plic_node); + if (!plic_domain) { + pr_err("Failed to find the PLIC domain\n"); + return -ENXIO; + } + + middle_domain =3D irq_domain_create_hierarchy(plic_domain, 0, data->num_i= rqs, + fwnode, + &sg2042_msi_middle_domain_ops, + data); + if (!middle_domain) { + pr_err("Failed to create the MSI middle domain\n"); + return -ENOMEM; + } + + irq_domain_update_bus_token(middle_domain, DOMAIN_BUS_NEXUS); + + middle_domain->flags |=3D IRQ_DOMAIN_FLAG_MSI_PARENT; + middle_domain->msi_parent_ops =3D &sg2042_msi_parent_ops; + + return 0; +} + +static int sg2042_msi_probe(struct platform_device *pdev) +{ + struct sg2042_msi_chipdata *data; + struct of_phandle_args args =3D {}; + struct resource *res; + int ret; + + data =3D devm_kzalloc(&pdev->dev, sizeof(struct sg2042_msi_chipdata), GFP= _KERNEL); + if (!data) + return -ENOMEM; + + data->reg_clr =3D devm_platform_ioremap_resource_byname(pdev, "clr"); + if (IS_ERR(data->reg_clr)) { + dev_err(&pdev->dev, "Failed to map clear register\n"); + return PTR_ERR(data->reg_clr); + } + + res =3D platform_get_resource_byname(pdev, IORESOURCE_MEM, "doorbell"); + if (!res) { + dev_err(&pdev->dev, "Failed get resource from set\n"); + return -EINVAL; + } + data->doorbell_addr =3D res->start; + + ret =3D of_parse_phandle_with_args(pdev->dev.of_node, "msi-ranges", + "#interrupt-cells", 0, &args); + if (ret) { + dev_err(&pdev->dev, "Unable to parse MSI vec base\n"); + return ret; + } + data->irq_first =3D (u32)args.args[0]; + + ret =3D of_property_read_u32_index(pdev->dev.of_node, "msi-ranges", + args.args_count + 1, &data->num_irqs); + if (ret) { + dev_err(&pdev->dev, "Unable to parse MSI vec number\n"); + of_node_put(args.np); + return ret; + } + of_node_put(args.np); + + mutex_init(&data->msi_map_lock); + + return sg2042_msi_init_domains(data, pdev->dev.of_node); +} + +static const struct of_device_id sg2042_msi_of_match[] =3D { + { .compatible =3D "sophgo,sg2042-msi" }, + {} +}; + +static struct platform_driver sg2042_msi_driver =3D { + .driver =3D { + .name =3D "sg2042-msi", + .of_match_table =3D sg2042_msi_of_match, + }, + .probe =3D sg2042_msi_probe, +}; +builtin_platform_driver(sg2042_msi_driver); --=20 2.34.1 From nobody Mon Dec 15 21:27:23 2025 Received: from mail-oi1-f177.google.com (mail-oi1-f177.google.com [209.85.167.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 173FC200BB5; Wed, 15 Jan 2025 06:34:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736922856; cv=none; b=QmLoheZidAKDsN/cbgIhmHF/x2dCaiT2uS1r+2pAlT3QI9euvmqXJrvCR/iRuJh10/Daluuf8kfviKHb503AP+I4cqvRPI6mrTiCT17uA54UnMcUe4XF/cmOK493XvKfQpS7rsjg0ukWWidyNIUaMQ4KjiKC2G7pjDiahlo1x6Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736922856; c=relaxed/simple; bh=k64fL26WGcsL9X4Ld2d8vbKDa5stQtyJaO+K/4caqkA=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=RHNqPJgQS9rfH1c//JDNsA1Yg0zO6Yas3vWjAumM/PYHbEmR2ElX+nN4JLgEZ1rxpjiv0BiNqigYxUEgCszythvpegNeF5Mklp614ScuZI64fveHW9hisA5vnjl/pDqRBsTOV16Ql01ETGYw964YfQOC596FZBWzONeduW61/j0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Xxp1LmHw; arc=none smtp.client-ip=209.85.167.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Xxp1LmHw" Received: by mail-oi1-f177.google.com with SMTP id 5614622812f47-3eba7784112so3405966b6e.2; Tue, 14 Jan 2025 22:34:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736922854; x=1737527654; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=GsPuBRXPrRe+Bt0PCOpU8wnomNv8x15d/msImOZKwTk=; b=Xxp1LmHwPDqsfjFip+5VMRBmx4159SocKCoSOwBt+z3uTPHLAM4Unwgg4jI9Nf8ACN 38FuztiVB9gzzON0yrlqNTnJ9NYpOMLqXBiZyl0O1euL6SAyPGiMG12+Yq/B49D1JuNw wKK/xLfI40aubGOJArje90uhQ5iGaggWNWni8T8Sr0V71BI8JJBPGLZvb0ehzleLF1+h 7jm6YP7weEWZDAt8Rx/1MhtLPNATvDmJ5RIedX0J3T9BSF5KW892y7M6TE3GjYNYAHWG GN9e9lZaMgzBuUKKHU91e3L4+b0OAZr2nbmJYxTVV8s5ai1DjzPidEu2Hj15aUNwnmr2 sTgw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736922854; x=1737527654; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GsPuBRXPrRe+Bt0PCOpU8wnomNv8x15d/msImOZKwTk=; b=f1W0qxZPOFP8PrVT06Spub83ctVUG83cHleJJSxmwg1D+quaeOhcgg0ACpoD7hNoFH Xlsi+Zns2dKfwo34irm04NQFwb6oLBS5Wijua7OmAZbOOppxXZW4D/jccm05tpeDZkkj V8z54P1Qm3dgKeVp43ChnrDE7KBozdF3K0nWi9JSeDyjIOBJoHqJTeMni0EAyUVNu8cM uUTH87+ncyVrfgYMoLLZyNSaGQnCO+RJiXk+yFv/P5HSmyftOl0lAF+/a1fVvH1QJSS4 vFRlBLnOIEDBWIdhwX5+JcdfFwVDt2fShepdrMpK+wtjpeyhJ1P5CcvepdE1S/od4NFd NKLA== X-Forwarded-Encrypted: i=1; AJvYcCU8uugObUynt0OsJiICJqUlrj/YiRnmVRpJMGCX5YnWXtbi82Up5MqEIHHUfdbnyCQB+MMDOToXnPCjmtqL@vger.kernel.org, AJvYcCXby4Eya1gH0KPE6DTki5vNC4GnOPZBb1IJMijBlAx+PzKyA980lNmPjXLN5NphUv+KcOMxnYUBMzBR@vger.kernel.org X-Gm-Message-State: AOJu0YwFltFp89A0UMRuhQ/Jv4MtXhvXOl3Ku2D6N+XXYMtGadBLahbl BuG4U2T0xD0pljycwh0T07oAEsBHpVIvV0zKowHrlUKelvFFqrikSRfpLw1x X-Gm-Gg: ASbGncv0LzzHKAKseFxGq3MB6nJ7t4iMGkO8/EDU9f9R3qmsX3XXcjwA3e4xhcw4LPq h0w+D7noUhlquaxkVaG8Xghv75sfF0M3xTKwiG6JWZ7yqf2wGSRgnB3nuaH3AmB8zI7t043p3DX +3uo87cSXLCM+WjqaH2+QRcEe5VabvdbYlPTrUz2xppZg+GWHYEH+KXSeXaor7LIOZCNEOmMS/O x+Dcu8jYmNzLRDKPwD2oeEhNo9WJNZSOXJXg0K/IHoOzxaYusa4Ug0at51a3IJACJw= X-Google-Smtp-Source: AGHT+IELGwamiB2gMcY8O0oJQ90/3MS8jb/wwVW95TfJxiL1SCHLWtPN8hXbGGAxJTWF58sEAHjsPQ== X-Received: by 2002:a05:6808:1783:b0:3eb:5562:34ba with SMTP id 5614622812f47-3ef2ecba226mr17767634b6e.25.1736922853795; Tue, 14 Jan 2025 22:34:13 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 5614622812f47-3f037656039sm4739635b6e.17.2025.01.14.22.34.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jan 2025 22:34:12 -0800 (PST) From: Chen Wang To: u.kleine-koenig@baylibre.com, aou@eecs.berkeley.edu, arnd@arndb.de, unicorn_wang@outlook.com, conor+dt@kernel.org, guoren@kernel.org, inochiama@outlook.com, krzk+dt@kernel.org, palmer@dabbelt.com, paul.walmsley@sifive.com, robh@kernel.org, tglx@linutronix.de, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, xiaoguang.xing@sophgo.com, fengchun.li@sophgo.com, samuel.holland@sifive.com, christophe.jaillet@wanadoo.fr Subject: [PATCH v3 3/3] riscv: sophgo: dts: add msi controller for SG2042 Date: Wed, 15 Jan 2025 14:34:03 +0800 Message-Id: X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Add msi-controller node to dts for SG2042. Signed-off-by: Chen Wang --- arch/riscv/boot/dts/sophgo/sg2042.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/riscv/boot/dts/sophgo/sg2042.dtsi b/arch/riscv/boot/dts/s= ophgo/sg2042.dtsi index e62ac51ac55a..02fbb978973c 100644 --- a/arch/riscv/boot/dts/sophgo/sg2042.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2042.dtsi @@ -173,6 +173,16 @@ pllclk: clock-controller@70300100c0 { #clock-cells =3D <1>; }; =20 + msi: msi-controller@7030010300 { + compatible =3D "sophgo,sg2042-msi"; + reg =3D <0x70 0x30010300 0x0 0x4>, + <0x70 0x30010304 0x0 0x4>; + reg-names =3D "doorbell", "clr"; + msi-controller; + msi-ranges =3D <&intc 64 IRQ_TYPE_LEVEL_HIGH 32>; + interrupt-parent =3D <&intc>; + }; + rpgate: clock-controller@7030010368 { compatible =3D "sophgo,sg2042-rpgate"; reg =3D <0x70 0x30010368 0x0 0x98>; --=20 2.34.1