From nobody Sat Feb 7 13:57:46 2026 Received: from mail-oa1-f47.google.com (mail-oa1-f47.google.com [209.85.160.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 77B4225771; Wed, 4 Dec 2024 03:16:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733282193; cv=none; b=G+pF4pG4rcOpC8/cd4xlS4vzBNVPeTmb0d6oo8W9Ia5plFF/dyMz626CBHhO/fm/1Hx8/y58dH32t4TIfBLiggVkFByKzVUQZG0FGhjp1FqE9ZltnF5B5rJKFLpbFarCAPONCH65/iMaBEscyA5XQ7q8tJ4GxKrqVpAKBlinEko= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733282193; c=relaxed/simple; bh=3p4yGURKRybyWYfqJv7wifGGEWBo97x5AmEQOI4GZSY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=NcKjX5R4ts9CNkRHG/hjsy+jpte7LiofBcGTN8+X6qEzqs7jIcJIaQOCe73DfmG48hAVtn2uzsF29flgMCq1xfACxcm80djPIERtNp5cbhv07a1aD/kKYwkWX4h8QUWzpDNdLPzOLGikzIoBYlUTeFGhdr8ALBaJ/3G8BViJi48= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=J8t4QURl; arc=none smtp.client-ip=209.85.160.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="J8t4QURl" Received: by mail-oa1-f47.google.com with SMTP id 586e51a60fabf-29654932226so272222fac.0; Tue, 03 Dec 2024 19:16:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1733282191; x=1733886991; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kROaOIt5szJgAa68Sy5g7p0dogkgu9Z3CSKDjRWOQKY=; b=J8t4QURlw3CW2HQBf92CZ9VP1iljm09CyplRyFH5jjdZVqt/B1IpoESTvi1AXH2sPI ZEVaVRoCSnilo4bWrlXCv0rZLxluVj0YRyBxhGQJBJtLYKZLxYCbYUYzvmCyDsjObuLD 062UEEmU18jymcZJYdrZPAmBVM1BJDm5hx7RXOEF+RskTBf6Pp50ywFv5i2g2KkcE16N s4AOB6Qm/+MhvfdpSTOCHr9nIn+4Y/0RRRVUQgubGyDmiXlG5sQ4D1ummRJKbYy8nd8F lbLz49GpfQQQAq6lPKIAfeQYWXsUeYHm8F0VEFPoioiD6Kllt0sZzrWqU8nM5n2eXqqB ih9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733282191; x=1733886991; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kROaOIt5szJgAa68Sy5g7p0dogkgu9Z3CSKDjRWOQKY=; b=fZN4qSFPpLhozs5Av9Sp8tV4niNUMxaJRstbvNfGraztfGnht/0IoangN5fjCFOMCL W2rntA1Rk1Ha0DqBaHkJEygztlV8WDhX8x1uN/hh9c3f/o2iH5TNP9AASmpTUefm/DBZ u2rgB/yDSJ59bRYe3E4kx7GqdOKd6eARRkAZzYDA+qQ9WA0YRvSvJzpj/6DIk21WCQmF EUhpWNhpHcsb/2I/7LsS7c3T8uPZifZUHyGuCko7bM/+rIFQzgR8Hg21jmxbX6M/G7rn 7tCSdJaF2yzsAG0tOC5+EEFiK+JnjgqTfChN3cAaKplhcO47tpGqHTK954Fw9zBCN9M3 aWQg== X-Forwarded-Encrypted: i=1; AJvYcCUAOaq9ksG6g5rMlTKgHX+r+X88bnf7ZU27rQIISxU09jaVGqu0oYZyWM9h1qOmEJQlHb7CeaMYVrlwxaAM@vger.kernel.org, AJvYcCWaukMKjEAJz442AHuVR1nhJwKpDckzps9OrM8CkfS06G852Nb2BzAYq4DHi3niBTBwzpakUfmOGlUB@vger.kernel.org, AJvYcCWz+qeoFrPdTi1mQnE/W3rzmi4lOyOPwFTSdM6hctEsrc/wmrFu+xcHoJ7WtwGKopwJeiAGDu5SDd8e@vger.kernel.org X-Gm-Message-State: AOJu0YylbffO/iKwi+fnwApGe6Hwh0zdm9mPoGLBmkqATH5RVTnkXGE/ 6dZbA4Y0dM54F4KMbTM4VYHwG8qCXi5lhxhPQeviXbSFo92hazG99rDIqhjBRxg= X-Gm-Gg: ASbGncvr8BeuPWzyBc1Iu8PrT6wXkdCSMVal2j6bTpXYUb67pjmvPMH4sK5hvYOBuqc g48l0h7c0ToH0WhjANXlke9OU0S7dGfYT2b5pD55E1N/vG/iFdWP8KJKb84+US6YE3U+rAjHVmh xyztxJLOMB8iFq/gsGQSSXEkeNhrUxJPWLwBfGDzBpouGqA54iXWFJLd+tgn3HGEu+CLzVX4Onz yB0NLDsFeOWaQa0VMB5RnVS8nIjUKRi4aoQxT4NEZ//bW6IB7K7gALB4el8 X-Google-Smtp-Source: AGHT+IHY5LjkclYMi3XMIUv3pdnbphLNp1wA4vpon3cxectbEX98rvxmO78DG4oypv59/M909N6rlQ== X-Received: by 2002:a05:6870:55ce:b0:29e:7629:1466 with SMTP id 586e51a60fabf-29e76296df1mr5314546fac.7.1733282191529; Tue, 03 Dec 2024 19:16:31 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-71d8691ae5asm2425786a34.12.2024.12.03.19.16.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Dec 2024 19:16:30 -0800 (PST) From: Chen Wang To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, unicorn_wang@outlook.com, inochiama@outlook.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, chunzhi.lin@sophgo.com Cc: Krzysztof Kozlowski Subject: [PATCH v6 1/3] dt-bindings: pwm: sophgo: add PWM controller for SG2042 Date: Wed, 4 Dec 2024 11:16:22 +0800 Message-Id: <673f314d78ab467399afc02b96ac730149f19587.1733281657.git.unicorn_wang@outlook.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Sophgo SG2042 contains a PWM controller, which has 4 channels and can generate PWM waveforms output. Signed-off-by: Chen Wang Reviewed-by: Krzysztof Kozlowski --- .../bindings/pwm/sophgo,sg2042-pwm.yaml | 58 +++++++++++++++++++ 1 file changed, 58 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/sophgo,sg2042-pwm= .yaml diff --git a/Documentation/devicetree/bindings/pwm/sophgo,sg2042-pwm.yaml b= /Documentation/devicetree/bindings/pwm/sophgo,sg2042-pwm.yaml new file mode 100644 index 000000000000..5dea41fa4c44 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/sophgo,sg2042-pwm.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/sophgo,sg2042-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo SG2042 PWM controller + +maintainers: + - Chen Wang + +description: + This controller contains 4 channels which can generate PWM waveforms. + +allOf: + - $ref: pwm.yaml# + +properties: + compatible: + const: sophgo,sg2042-pwm + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: apb + + resets: + maxItems: 1 + + "#pwm-cells": + const: 2 + +required: + - compatible + - reg + - clocks + - clock-names + - resets + +unevaluatedProperties: false + +examples: + - | + #include + + pwm@7f006000 { + compatible =3D "sophgo,sg2042-pwm"; + reg =3D <0x7f006000 0x1000>; + #pwm-cells =3D <2>; + clocks =3D <&clock 67>; + clock-names =3D "apb"; + resets =3D <&rstgen RST_PWM>; + }; --=20 2.34.1 From nobody Sat Feb 7 13:57:46 2026 Received: from mail-oo1-f42.google.com (mail-oo1-f42.google.com [209.85.161.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9830E1426C; Wed, 4 Dec 2024 03:17:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.161.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733282250; cv=none; b=BK1JxYBYSLjrjlAqGpvRzup4ZF+oQKetLcMGH7zqAwOgx04N5NrFSisKuz37vs60h//RPhwiZfmCFqYyc4DvieeAdqETTbvZCm1zjTWaO3zdjQU5uK0D3+ZPEdsn5jV1YJXeNFz/JPmGtCr8vXhBSJNr6hjAe4DHAZGeNcND2zU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733282250; c=relaxed/simple; bh=MgMVj0z5F3MCbUi78irJrYSmPQSSOsTHrR+RLkj9tZA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=i6M1TrV++UCEMy52+9WyE+9PZpZYuxnbgpoO9DoM0uCH+gc38NUBlpDKSWTfqzpefrgPopLP6xPkZVpzxH+XgKdyZuNVGXqqhBGtw+qjudM04iCYJbFN/SSuUmUdPk7zYlAVqT23lBowrFO18yIWTGSA5/Rr0pOefJJQaDfVZG4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=m74+5Xsn; arc=none smtp.client-ip=209.85.161.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="m74+5Xsn" Received: by mail-oo1-f42.google.com with SMTP id 006d021491bc7-5f205c4625dso2201913eaf.3; Tue, 03 Dec 2024 19:17:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1733282247; x=1733887047; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qk4+oNf4uw3HZrJG9g8mUMeRJ62EgsnaH5WrBFOGN5k=; b=m74+5Xsn6n2ug2IAzcmdTxj7gJgaNuL5UsbdxKU803fRbRvLROSNyw4QxZD2bGyz3Q xQOLVEWNrNbmWfFJtX3fw7XzYrWDuGwY7Gqnl0iy1p3nolTo8c3D13B69MLFkPA6eTTq ILyjWy07QX08F/WWVA2zoHLSXEzMe/knImo4UHxzrLCAv6GM49RbYuiRISuMXWTthhQ/ b5lFvnayq/8s6f+yGooo5nT/7c7F90IrwYyMcS0ptJswPlnuxsZoxGH4ar51dkZZSdyL IGjlKPIL3OwU79LGWwIMZhJyp//gv/We1a9EZvH2tusaslrnDtX9D02+KmV1K80x9so0 3PkA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733282247; x=1733887047; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qk4+oNf4uw3HZrJG9g8mUMeRJ62EgsnaH5WrBFOGN5k=; b=icJfyAXa1KVEB7dDs98Y7mVwB7I9KA9yyItHHtGU2Pal4KP+ikpoICecEnm7w7kXZa WLYUKp3he8udrI9a9iv1NKHC7VlkNp1cpOabtJmqxYWjZwh1ov/8JOBE0F1CZUhRt5nx YKz7y2aBtgq8SOLmX1mbta32Ia64f2Dk7o4qTmOxBJ9cEC0WWQOOuAwCGSf3P1vLuEy3 t671ZjR2t/WAw8Jxi2hP4Xql7eR4hbF43y/0Erk6KZThyIWr2MwTP9dW1gSswckauysc ejaMq4QTG5tnHrCmm3AilMsqquObFU5fjlDw8u9mfTc35I2mE2WfGc5y4segQGVAsmfc 6/ww== X-Forwarded-Encrypted: i=1; AJvYcCUSgL3Z6blm0bGd62GilTVk4r6SR3Uzl/6W/myQSfiSLclhWCDmesXzjtBsYHHII3NWett498zlnBXG@vger.kernel.org, AJvYcCV8b1Q6DgHPGYau3FNCwkIPoQ0rg6NOUt4Me82OV9tIInexE033qLgAEoEW4MdTpIQX7PW4Z+4lt58F@vger.kernel.org, AJvYcCXEPRAKoPeCQ3YbFAHer6+6XYHpwHjqLj3EGLpioQZcHVSIiNwX/qc2+5KI7tBeKrQrhpJtQJqtCkBICY87@vger.kernel.org X-Gm-Message-State: AOJu0YyXHke/z2IzBghI5pA+4DmhqV48cwpifgvsOq5BlVH1PK0b4/o/ WpO4v5iMtyzH5hqcTOeDm9lmD2ZJMdCAwSLqCFzveQ0B2WI5YxyC X-Gm-Gg: ASbGnctJdURm5lKIPkiG4t1PSwS+N6ryKob6hEozoFg8qf5Cb2o75mYhrRnLXh4r4hC 3t3xySjsPCA4Pbo8T+Yc3MOTdLtdKdzNbUHamlnMOSeFBQAL53Qx6/Gutc50Xm+apO7qhGr96jU sob+RCB/1jZwQguzqVU513rlb9R+FQcfH8h1GbnCKCLsIWNn+mjodGP65IoOT+PMS1YGnGgQtuB zFZlEBaqobSCeZO9fFK7jJG951m4/Hk3ho0rzyUhDXjYfEmH1OQOkOkUuB2 X-Google-Smtp-Source: AGHT+IE2qIZh2KttRDHnpTLqWXMk+OulkhGE/kBos3m80jRmNAZAn0GOlVw6E36MfEKk2vQUZhuWYw== X-Received: by 2002:a05:6871:5315:b0:29e:5df2:3e50 with SMTP id 586e51a60fabf-29e8868881amr6023388fac.15.1733282247578; Tue, 03 Dec 2024 19:17:27 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 586e51a60fabf-29e6ef90f5dsm1429223fac.51.2024.12.03.19.17.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Dec 2024 19:17:26 -0800 (PST) From: Chen Wang To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, unicorn_wang@outlook.com, inochiama@outlook.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, chunzhi.lin@sophgo.com Cc: Sean Young Subject: [PATCH v6 2/3] pwm: sophgo: add driver for Sophgo SG2042 PWM Date: Wed, 4 Dec 2024 11:17:18 +0800 Message-Id: <4a7db3ecac9ac2b00c063360334834d6656672e3.1733281657.git.unicorn_wang@outlook.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Add a PWM driver for PWM controller in Sophgo SG2042 SoC. Signed-off-by: Chen Wang Signed-off-by: Sean Young --- drivers/pwm/Kconfig | 10 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-sophgo-sg2042.c | 194 ++++++++++++++++++++++++++++++++ 3 files changed, 205 insertions(+) create mode 100644 drivers/pwm/pwm-sophgo-sg2042.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 0915c1e7df16..ec85f3895936 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -584,6 +584,16 @@ config PWM_SL28CPLD To compile this driver as a module, choose M here: the module will be called pwm-sl28cpld. =20 +config PWM_SOPHGO_SG2042 + tristate "Sophgo SG2042 PWM support" + depends on ARCH_SOPHGO || COMPILE_TEST + help + PWM driver for the PWM controller on Sophgo SG2042 SoC. The PWM + controller supports outputing 4 channels of PWM waveforms. + + To compile this driver as a module, choose M here: the module + will be called pwm_sophgo_sg2042. + config PWM_SPEAR tristate "STMicroelectronics SPEAr PWM support" depends on PLAT_SPEAR || COMPILE_TEST diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 9081e0c0e9e0..539e0def3f82 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -53,6 +53,7 @@ obj-$(CONFIG_PWM_RZ_MTU3) +=3D pwm-rz-mtu3.o obj-$(CONFIG_PWM_SAMSUNG) +=3D pwm-samsung.o obj-$(CONFIG_PWM_SIFIVE) +=3D pwm-sifive.o obj-$(CONFIG_PWM_SL28CPLD) +=3D pwm-sl28cpld.o +obj-$(CONFIG_PWM_SOPHGO_SG2042) +=3D pwm-sophgo-sg2042.o obj-$(CONFIG_PWM_SPEAR) +=3D pwm-spear.o obj-$(CONFIG_PWM_SPRD) +=3D pwm-sprd.o obj-$(CONFIG_PWM_STI) +=3D pwm-sti.o diff --git a/drivers/pwm/pwm-sophgo-sg2042.c b/drivers/pwm/pwm-sophgo-sg204= 2.c new file mode 100644 index 000000000000..a3d12505e4aa --- /dev/null +++ b/drivers/pwm/pwm-sophgo-sg2042.c @@ -0,0 +1,194 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Sophgo SG2042 PWM Controller Driver + * + * Copyright (C) 2024 Sophgo Technology Inc. + * Copyright (C) 2024 Chen Wang + * + * Limitations: + * - After reset, the output of the PWM channel is always high. + * The value of HLPERIOD/PERIOD is 0. + * - When HLPERIOD or PERIOD is reconfigured, PWM will start to + * output waveforms with the new configuration after completing + * the running period. + * - When PERIOD and HLPERIOD is set to 0, the PWM wave output will + * be stopped and the output is pulled to high. + */ + +#include +#include +#include +#include +#include +#include +#include + +#include + +/* + * Offset RegisterName + * 0x0000 HLPERIOD0 + * 0x0004 PERIOD0 + * 0x0008 HLPERIOD1 + * 0x000C PERIOD1 + * 0x0010 HLPERIOD2 + * 0x0014 PERIOD2 + * 0x0018 HLPERIOD3 + * 0x001C PERIOD3 + * Four groups and every group is composed of HLPERIOD & PERIOD + */ +#define SG2042_HLPERIOD(chan) ((chan) * 8 + 0) +#define SG2042_PERIOD(chan) ((chan) * 8 + 4) + +#define SG2042_PWM_CHANNELNUM 4 + +/** + * struct sg2042_pwm_ddata - private driver data + * @base: base address of mapped PWM registers + * @clk_rate_hz: rate of base clock in HZ + */ +struct sg2042_pwm_ddata { + void __iomem *base; + unsigned long clk_rate_hz; +}; + +static void pwm_sg2042_config(void __iomem *base, unsigned int chan, u32 p= eriod, u32 hlperiod) +{ + writel(period, base + SG2042_PERIOD(chan)); + writel(hlperiod, base + SG2042_HLPERIOD(chan)); +} + +static int pwm_sg2042_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct sg2042_pwm_ddata *ddata =3D pwmchip_get_drvdata(chip); + u32 hlperiod; + u32 period; + + if (state->polarity =3D=3D PWM_POLARITY_INVERSED) + return -EINVAL; + + if (!state->enabled) { + pwm_sg2042_config(ddata->base, pwm->hwpwm, 0, 0); + return 0; + } + + /* + * Period of High level (duty_cycle) =3D HLPERIOD x Period_clk + * Period of One Cycle (period) =3D PERIOD x Period_clk + */ + period =3D min(mul_u64_u64_div_u64(ddata->clk_rate_hz, state->period, NSE= C_PER_SEC), U32_MAX); + hlperiod =3D min(mul_u64_u64_div_u64(ddata->clk_rate_hz, state->duty_cycl= e, NSEC_PER_SEC), U32_MAX); + + if (hlperiod > period) { + dev_err(pwmchip_parent(chip), "period < hlperiod, failed to apply curren= t setting\n"); + return -EINVAL; + } + + dev_dbg(pwmchip_parent(chip), "chan[%u]: period=3D%u, hlperiod=3D%u\n", + pwm->hwpwm, period, hlperiod); + + pwm_sg2042_config(ddata->base, pwm->hwpwm, period, hlperiod); + + return 0; +} + +static int pwm_sg2042_get_state(struct pwm_chip *chip, struct pwm_device *= pwm, + struct pwm_state *state) +{ + struct sg2042_pwm_ddata *ddata =3D pwmchip_get_drvdata(chip); + unsigned int chan =3D pwm->hwpwm; + u32 hlperiod; + u32 period; + + period =3D readl(ddata->base + SG2042_PERIOD(chan)); + hlperiod =3D readl(ddata->base + SG2042_HLPERIOD(chan)); + + if (!period && !hlperiod) + state->enabled =3D false; + else + state->enabled =3D true; + + state->period =3D DIV_ROUND_UP_ULL((u64)period * NSEC_PER_SEC, ddata->clk= _rate_hz); + state->duty_cycle =3D DIV_ROUND_UP_ULL((u64)hlperiod * NSEC_PER_SEC, ddat= a->clk_rate_hz); + + state->polarity =3D PWM_POLARITY_NORMAL; + + return 0; +} + +static const struct pwm_ops pwm_sg2042_ops =3D { + .apply =3D pwm_sg2042_apply, + .get_state =3D pwm_sg2042_get_state, +}; + +static const struct of_device_id sg2042_pwm_ids[] =3D { + { .compatible =3D "sophgo,sg2042-pwm" }, + { } +}; +MODULE_DEVICE_TABLE(of, sg2042_pwm_ids); + +static int pwm_sg2042_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct sg2042_pwm_ddata *ddata; + struct reset_control *rst; + struct pwm_chip *chip; + struct clk *clk; + int ret; + + chip =3D devm_pwmchip_alloc(dev, SG2042_PWM_CHANNELNUM, sizeof(*ddata)); + if (IS_ERR(chip)) + return PTR_ERR(chip); + ddata =3D pwmchip_get_drvdata(chip); + + ddata->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(ddata->base)) + return PTR_ERR(ddata->base); + + clk =3D devm_clk_get_enabled(dev, "apb"); + if (IS_ERR(clk)) + return dev_err_probe(dev, PTR_ERR(clk), "failed to get base clk\n"); + + ret =3D devm_clk_rate_exclusive_get(dev, clk); + if (ret) + return dev_err_probe(dev, ret, "failed to get exclusive rate\n"); + + ddata->clk_rate_hz =3D clk_get_rate(clk); + if (!ddata->clk_rate_hz || ddata->clk_rate_hz > NSEC_PER_SEC) + return dev_err_probe(dev, -EINVAL, + "Invalid clock rate: %lu\n", ddata->clk_rate_hz); + + rst =3D devm_reset_control_get_optional_shared(dev, NULL); + if (IS_ERR(rst)) + return dev_err_probe(dev, PTR_ERR(rst), "failed to get reset\n"); + + /* Deassert reset */ + ret =3D reset_control_deassert(rst); + if (ret) + return dev_err_probe(dev, ret, "failed to deassert\n"); + + chip->ops =3D &pwm_sg2042_ops; + chip->atomic =3D true; + + ret =3D devm_pwmchip_add(dev, chip); + if (ret < 0) { + reset_control_assert(rst); + return dev_err_probe(dev, ret, "failed to register PWM chip\n"); + } + + return 0; +} + +static struct platform_driver pwm_sg2042_driver =3D { + .driver =3D { + .name =3D "sg2042-pwm", + .of_match_table =3D sg2042_pwm_ids, + }, + .probe =3D pwm_sg2042_probe, +}; +module_platform_driver(pwm_sg2042_driver); + +MODULE_AUTHOR("Chen Wang"); +MODULE_DESCRIPTION("Sophgo SG2042 PWM driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Sat Feb 7 13:57:46 2026 Received: from mail-oa1-f41.google.com (mail-oa1-f41.google.com [209.85.160.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6B69A1426C; Wed, 4 Dec 2024 03:17:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733282275; cv=none; b=grei9tTU8/3rfq0z7+z2ZtGGldIb18pAuXXyPappb/L8mTG1rC08xI5yQxEIyxaIYkOgQGqIlEa0RziXROsnve5jb6nDjJ97qq19ur4OtQQqQewX5+S8GXe9KVCu0S0kBvgGo/+x64R6v2D0X9KaLHFczDBvyFldgHmHoYjbwkk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733282275; c=relaxed/simple; bh=swUtvmj1uQ/WdN93F3TdVYHb+jFbWwNVPYIeRB7sz1o=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Rzj7zzM3mrl0wFk+G60ZAleihYe7tEIKiuNp6CK+Uym5Nh7Lcnb6Rlpq30iVeBqIMSsNZ53e3bt8f8OOomNTs7yWuMhRYisVjoKI+8nEiCOvl0+9P3UUy4NdhAQtjbYtdn890RjEfPMb7hK+R+unveMhdD5Fav92YGPAchMIC6g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=S3FLKNNj; arc=none smtp.client-ip=209.85.160.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="S3FLKNNj" Received: by mail-oa1-f41.google.com with SMTP id 586e51a60fabf-29645a83b1bso3561883fac.1; Tue, 03 Dec 2024 19:17:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1733282273; x=1733887073; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=mixRlBZnAzl6+RGD+SnJtrTgxRDsBgCOJYnL66Xe1tk=; b=S3FLKNNjuLzydtkJ1DH7ordfHnLDN13EnvLeMBpv/OmIoKoBKY8d96+cyLABSoR1yv BtG4a5+X8hAvaVH3lc3aWFtjMz4qAAGZz0y7pT2amHFD3JYWBU804svzWYHyHlCylNN7 DNZtFtK2lhvESE3Sq0Bt60VDt3BRMKPwx1YGA3ZUsq390zq2TTkqjSueBAtYAf52kem7 CqgERanfHPApy5Wrd2cjN5bfYOw2eSoMfjZmuHarOPMFE1CZQP5dKlQNcXaeN0k8lrT8 rEu4muYg1/i2Bho1YON7eHv9buvINP/w1l3oGSz6SKTdEnFLz53a1i6MxXbrCROJfDBH 7R+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733282273; x=1733887073; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=mixRlBZnAzl6+RGD+SnJtrTgxRDsBgCOJYnL66Xe1tk=; b=vC/SDzLFcJl4yhsqWWH/0kdsEbECXwU/pKiaml8AwZ+zT1j5WgssdOWpghg2TBNqOQ pTgt0JNLZoTk4Of+l+2jRgyvWic8gWgRfJYa9F40P+tVBBYekRwq+sc4IXF8Yikb+UQn Rk3fm96KHQHSd5/d1hPS9HwaHPQLl066MsTw7hhaWMawtWOxihA3KdnrvrEB8IKFNSCp 6diUX3m8pR0EOlQSxddt8iAAHTej9RUesv25oy/nlNCH3ynnPfNQh4NnQOopfrBGbbIy 83jjAdNT6FIqjssTr7u/0Vss6GfsK6c0H41mXcF5/q/Hlfjh37dMJt1c8Pa/WTOZALiT zDSg== X-Forwarded-Encrypted: i=1; AJvYcCUa+f86T3a4KnYiEC1dEWdlE4uhIJPhpaM86qCWShi97L7m+a9q7XNM9zaeS/4GX26xXc/T+iVtmrZS@vger.kernel.org, AJvYcCWj/YRDdviK7ZppAojniZm2WNNkfQbfiv3QLd+bR9jqPk5er6aEH+Ut36/ETK8lPj4kq5ttDUeVczt+@vger.kernel.org, AJvYcCXyyHMYl0IUVXgWzpLJ8zVC6aIoOA2IixSF2pUWUAcJKZ5hBZLqc8dFH33y+oUG5P3jx/xyZt2el0h1bqwr@vger.kernel.org X-Gm-Message-State: AOJu0Ywm8xXllFVplPQQmpVna3YkRHUqMEUQzu5XWbZElkHUeqGN5res 37oiPSg+WOFX296gh2h2FswfI+P9zuT3G3C9ji22rIBDc6/+gD76 X-Gm-Gg: ASbGncvuHuBdeD1MBeo2Z6hcILAgWfOFP0a+LCR9jE2dMr4yNa2pI7+JMltXMkWzpZ7 O+UZ5ZKrPB2X8PHpGzgDCTM9ASKSbK1MbunzFNxBxqow+APjmmloN9dPN1JnX9n/+uYTen8nYV5 tAmughEMSIItKpulZUqjg3B+H/oiUVsiE0jLAMkKD9EyPUYJ3bA53LP2XzCGwN+Y1cZtWiJQfuT WufP+ctG44mdlzI/k9Q+tcY2oplpfUpl/D4yQCcIAHqRcoWKFBa7GwAzwMb X-Google-Smtp-Source: AGHT+IGAAZq0BZqx+M5fXCuGO93303qiSaJYO7mY7gecCr/3SuC0Sy1KChSb3UAIulwKdXP909PnVg== X-Received: by 2002:a05:6870:3d8d:b0:29e:3eff:dea with SMTP id 586e51a60fabf-29e9b08c0ebmr1787227fac.8.1733282273522; Tue, 03 Dec 2024 19:17:53 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 586e51a60fabf-29de8f31cefsm4185404fac.2.2024.12.03.19.17.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Dec 2024 19:17:52 -0800 (PST) From: Chen Wang To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, unicorn_wang@outlook.com, inochiama@outlook.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, chunzhi.lin@sophgo.com Subject: [PATCH v6 3/3] riscv: sophgo: dts: add pwm controller for SG2042 SoC Date: Wed, 4 Dec 2024 11:17:45 +0800 Message-Id: X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang SG2042 has one PWM controller, which has 4 pwm output channels. Signed-off-by: Chen Wang --- arch/riscv/boot/dts/sophgo/sg2042.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/riscv/boot/dts/sophgo/sg2042.dtsi b/arch/riscv/boot/dts/s= ophgo/sg2042.dtsi index e62ac51ac55a..77dd65d79946 100644 --- a/arch/riscv/boot/dts/sophgo/sg2042.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2042.dtsi @@ -165,6 +165,15 @@ port2a: gpio-controller@0 { }; }; =20 + pwm: pwm@703000c000 { + compatible =3D "sophgo,sg2042-pwm"; + reg =3D <0x70 0x3000c000 0x0 0x20>; + #pwm-cells =3D <2>; + clocks =3D <&clkgen GATE_CLK_APB_PWM>; + clock-names =3D "apb"; + resets =3D <&rstgen RST_PWM>; + }; + pllclk: clock-controller@70300100c0 { compatible =3D "sophgo,sg2042-pll"; reg =3D <0x70 0x300100c0 0x0 0x40>; --=20 2.34.1