From nobody Fri Dec 19 21:10:01 2025 Received: from mail-lj1-f178.google.com (mail-lj1-f178.google.com [209.85.208.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 34C8E16F859 for ; Tue, 28 May 2024 13:33:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716903182; cv=none; b=MPZUGPpU9SF5+NP8A4Jg6m+azrdjoZCpVfnHPFvIHtAVGUWhS+hOpimgZ52znB6yz3I1vjtQakZuKz2237/RM9NesIR2RRrWyvdlOQcyhI/K4hU5AIJKWR9n5Z2Bol0Zfz9jR/PruwDTMl5yFJp5HFZ9bfl0P9KXrUGuvLuDrII= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716903182; c=relaxed/simple; bh=9k25ZsPTf+WrTiK8qVLkskl+r232la4YhtO+5MWY/Sk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ISEegfvrz5UFYAWCeLFXWxPTltzy+wsgoc0YewEFWVuAqp3m3xPYHh8pdYFIdB56h56HN3/7TUa3OSwUEOPoWLrDapHEJUAxvnKG/vFy6KHwZL1CC/3evFCl0idDfIGglg3phfdf2PkagZSF3JDe9B3piZTaOfz/60CbZwsR3a8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=fd3kvgt1; arc=none smtp.client-ip=209.85.208.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="fd3kvgt1" Received: by mail-lj1-f178.google.com with SMTP id 38308e7fff4ca-2e6f51f9de4so11744091fa.3 for ; Tue, 28 May 2024 06:32:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1716903178; x=1717507978; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=sE1zrpU4sY3RHfj/RfOgVZHYb52D/eP6ho+94PIl9YU=; b=fd3kvgt1mB7F98/c+nrDsIQR1aPE4xbrVgnvejOCN6hP3kuSPyfhEyyrYWdUhQP+yx PD7SB2F00cCkS3g6GU99TVCjj4dfEKgYsYg5zarhgv5Fb14wuVvgWs1DI0LOCXibAJYJ ER4glnZdMNkoK9gIkxA7nQSQput9arVSB9fhWSsOZukFSA/TUStU+wcO8yL6wJbQs8Ag YWWrxCzsMW6sjIESkQ9Lg9c6WtSowCJclFsw4lboywn/rBe67chVm+rwiM4IhfVMwAy8 J4EobSszR40irUj/nvGflzNpHOiDz9hlYtno+R6bwYZeKKjwtHRGaeiC612+o4lT9bEH pIqg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716903178; x=1717507978; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=sE1zrpU4sY3RHfj/RfOgVZHYb52D/eP6ho+94PIl9YU=; b=JzaBmrwGfOvBABV+6mVcIcG0daS28ORo4xek8peRABbAMZCRs/HfZh2QymzpR3/qaW UCjH+1+QPuGkbLakDeQF/NmkLCj4XywhjUX+3Mx3JB7zkNcrBCNd0EZFzPDRfG/db34I k1UWmg/XPg1NPZXkPuPK0jaJw6L6P9BTLjoMgryqFrpmkdgt5p2nTZwhWZMOCCvvwoHG HzBFn/1nP4It+u0MMyOwpDSeFK52QqyI7eXZ7bC4iWv1rEyqLp8/TIOAQqJ8C78ASbeY +Yb6LxPdv+SC1Dtv+TgWdjdXZ0ojl/74DBn542nmls2RkuHVw3M8JHKHOpEzV8/XevdN hz7g== X-Forwarded-Encrypted: i=1; AJvYcCV/OVFls5lai8SiT1Ghm6ZnJZP9qcCxUU0tBw7UKgAazseiuXwek98SB3vDn+r8kr3+evTX8+McHGmkSIMnsRwH6YxfmMUtciQ6N0YD X-Gm-Message-State: AOJu0Yxs2m5RXcovzxAj1xVaVXdcqbCUMkIG2zwiBxj9Do/w+r3/iBFj gLJALxB15tQ51/5y7JzpuyeUV/Ftif2VAlHKII2zRLaUbpY0OM7C4pKUEhr2LGc= X-Google-Smtp-Source: AGHT+IHEXl3H52Dmzhq+38r5mv+t/FOvPtQ+YYhX+r6nXpLxsLtRN0zdfqcZDN5fXmZhSF3uHYSdMA== X-Received: by 2002:a2e:a403:0:b0:2e9:8852:3d16 with SMTP id 38308e7fff4ca-2e9885242f1mr14453351fa.35.1716903178395; Tue, 28 May 2024 06:32:58 -0700 (PDT) Received: from localhost (host-87-16-233-11.retail.telecomitalia.it. [87.16.233.11]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a626cda60bdsm615456466b.207.2024.05.28.06.32.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 May 2024 06:32:58 -0700 (PDT) From: Andrea della Porta To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Ray Jui , Scott Branden , Broadcom internal kernel review list , Ulf Hansson , Adrian Hunter , Kamal Dasu , Al Cooper , Stefan Wahren , devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org Cc: Andrea della Porta , Conor Dooley , Krzysztof Kozlowski Subject: [PATCH v4 1/4] dt-bindings: arm: bcm: Add BCM2712 SoC support Date: Tue, 28 May 2024 15:32:38 +0200 Message-ID: X-Mailer: git-send-email 2.44.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The BCM2712 SoC is found on Raspberry Pi 5. Add compatible string to acknowledge its new chipset. Signed-off-by: Andrea della Porta Reviewed-by: Stefan Wahren Acked-by: Conor Dooley Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/bcm/bcm2835.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/bcm/bcm2835.yaml b/Docum= entation/devicetree/bindings/arm/bcm/bcm2835.yaml index 162a39dab218..e4ff71f006b8 100644 --- a/Documentation/devicetree/bindings/arm/bcm/bcm2835.yaml +++ b/Documentation/devicetree/bindings/arm/bcm/bcm2835.yaml @@ -23,6 +23,12 @@ properties: - raspberrypi,4-model-b - const: brcm,bcm2711 =20 + - description: BCM2712 based Boards + items: + - enum: + - raspberrypi,5-model-b + - const: brcm,bcm2712 + - description: BCM2835 based Boards items: - enum: --=20 2.35.3 From nobody Fri Dec 19 21:10:01 2025 Received: from mail-ed1-f49.google.com (mail-ed1-f49.google.com [209.85.208.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B1E416F8E4 for ; Tue, 28 May 2024 13:33:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716903183; cv=none; b=DGSeU4eEvhpa6k04Ei9iw33aWv1dwA5uOryjiVJh0z7DfrtTOS+UxJUYsJx3+KvJy1fHYemcxDG24jxnkDrkgAxQ2km3uKMktWrfcjZBabqhPPNtmsZq8b7FwbOh0xvE8/2hkuBVZVC6C6jzRCkqsZu0eD/57K4DXYtklOOkGkQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716903183; c=relaxed/simple; bh=IXiic31ZGn5xiaoNZvGY5NBDRfFO2Bu6aMdiRK86lmc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=oviIiTstmqRu44IUs4pzkqo8a9Wz5O5V8qg0o0sp1zI2WoI/MEq79T1yhW5DJW7Ul6ixzXgvzrTlXs2qtDu1rQcQD+4j4LCgJlqKeqaWf1Jp3/jvpZcWKFSN/6/1FesHPWimOe487HSAjafiDLBa9E8k898U9k1yc2w8Y48DP14= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=XNwj5Bl/; arc=none smtp.client-ip=209.85.208.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="XNwj5Bl/" Received: by mail-ed1-f49.google.com with SMTP id 4fb4d7f45d1cf-57869599ed5so1011135a12.2 for ; Tue, 28 May 2024 06:33:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1716903179; x=1717507979; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=msFCFwiwqcyL6ZO/+kBlzRSH/Up7idI6elTyfBuDv4M=; b=XNwj5Bl/NMQVIhWsqAZV3T3uX1o1/TSuCjHmc60VpZQTVVg6j7/xA07yq6a6lfRXex 97u8/U22pCWr1vCW4rt4EjwophrblLpOUWoLOorhzfm1F8FxcpNH77NKTtxShy205h2h rfUflg5OYjgG8b30YCletaLv7eUY1pYcWPxixWQJMX9MKtPTLewpOsRjg8LANTdnaxrL mmKyGXwEyNHEtzsLGEpSeg6M9YlXsNXojlYboY0qUKRMc6GONJBmOc0wMNYVzubx6ieq ih4hfEATOIQY7pj54mK0Y1l4D1EQXrh1UmaCbhnsfGeYZnPUbGBuHPsID9yx3EqTxyFl +6WQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716903179; x=1717507979; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=msFCFwiwqcyL6ZO/+kBlzRSH/Up7idI6elTyfBuDv4M=; b=isTaOg84Qa2I5jo6iti3auIE/O5KO1Kx8FGDu3c1s3cM2ZHtYRZ+/ELN809QjUjN1s GpYJLJJyHHobV8wZLiuto2sYiVm/Up3Ef8d3QgxrzRsATLlcmfGdtmVKvSDpe8LQbs1A sz1adYn7B+Y7rxM/57FTERPxqrCQo6di2FC8qSNRm489uDsUkvm6psewZUznsMEpk0wf JOeUdxP3BLYx/UndYHQ/MpPHD6UR+gyWoCulXdMVa6nFquJ2dBTAk11s2pE8C5OEKaJ3 hED0Sx27dtr2diwIcxatz1M+K+e59lKReJArHqaWIWvlrZ9WtkjbmNifciTDRFF0Tk/n +1MQ== X-Forwarded-Encrypted: i=1; AJvYcCVdthqzlAG2sk3OAmvlxM9yU4Vc97Sok5T9IRdX5Oy+v8StKz6HX80yAZRWPUBWKQwP+pUQm6cZO4PBTCZ3ssBC7GxpjwZRbqiKLxaC X-Gm-Message-State: AOJu0YxgWxijwGPUaUj3Br/zy1561ARj5SiG7XC1LNu8MccAWDP8neR8 VZQv1ARQrLf1YolHDQrodmOwTL6PEkNPyjaYFieV22gbCwj9fJdPSfYW5g6/1Bc= X-Google-Smtp-Source: AGHT+IHtQeY8ahqqVRpLNRs6x2IiovKEZoNZkln4ViArMLwhSpDlpLCjMNDDdGHS+xJ3s0TUu2LfjQ== X-Received: by 2002:a50:9343:0:b0:579:e7c5:1001 with SMTP id 4fb4d7f45d1cf-579e7c51a1cmr2278257a12.23.1716903179511; Tue, 28 May 2024 06:32:59 -0700 (PDT) Received: from localhost (host-87-16-233-11.retail.telecomitalia.it. [87.16.233.11]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5785241214dsm7320265a12.55.2024.05.28.06.32.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 May 2024 06:32:59 -0700 (PDT) From: Andrea della Porta To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Ray Jui , Scott Branden , Broadcom internal kernel review list , Ulf Hansson , Adrian Hunter , Kamal Dasu , Al Cooper , Stefan Wahren , devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org Cc: Andrea della Porta Subject: [PATCH v4 2/4] dt-bindings: mmc: Add support for BCM2712 SD host controller Date: Tue, 28 May 2024 15:32:39 +0200 Message-ID: <0f263886c0622f43d3a2f4cccaebae0c39ba1bc5.1716899600.git.andrea.porta@suse.com> X-Mailer: git-send-email 2.44.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The BCM2712 has an SDHCI capable host interface similar to the one found in other STB chipsets. Add the relevant compatible string. Signed-off-by: Andrea della Porta Acked-by: Krzysztof Kozlowski Reviewed-by: Stefan Wahren --- Documentation/devicetree/bindings/mmc/brcm,sdhci-brcmstb.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/mmc/brcm,sdhci-brcmstb.yaml = b/Documentation/devicetree/bindings/mmc/brcm,sdhci-brcmstb.yaml index cbd3d6c6c77f..eee6be7a7867 100644 --- a/Documentation/devicetree/bindings/mmc/brcm,sdhci-brcmstb.yaml +++ b/Documentation/devicetree/bindings/mmc/brcm,sdhci-brcmstb.yaml @@ -20,6 +20,7 @@ properties: - const: brcm,sdhci-brcmstb - items: - enum: + - brcm,bcm2712-sdhci - brcm,bcm74165b0-sdhci - brcm,bcm7445-sdhci - brcm,bcm7425-sdhci --=20 2.35.3 From nobody Fri Dec 19 21:10:01 2025 Received: from mail-ej1-f45.google.com (mail-ej1-f45.google.com [209.85.218.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 63A6416F8FD for ; Tue, 28 May 2024 13:33:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716903184; cv=none; b=pt0kxdpeYlW2rEM0Efo07LQMlnwC7Wc7HqbhlQ/5Gtaz0Q81Ldtrn14gQj87uFlLdhhmGcUTOnpC6FvVlPAImnPc0n9HEN9SpoGhXGCzSqqoSNXo8+wrhUk1ERKiGDyo5EXQZUBdDQNya61nKwen2IV08p87q4ULiow4F+cOPJc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716903184; c=relaxed/simple; bh=xCeqwsoTmryqe4S0XXkbxSFO9YkPJ05veZ6sTcrEhzE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eZmVPQoexLoI6DEgnuJqFGM1UQvaLeRYUhk7N8X7vmQiSMru945rQavfSoukW/GRdoT7xOLiiHDozcL8ob3KLm7efeqIRvBwb4T26jhFx8x8d8YIGczbcui+Z2USW7gQpuH/BSNDR1X63q6XAADqjfwPngApDmnaOzHlPZcpnOY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=WvY0qC+M; arc=none smtp.client-ip=209.85.218.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="WvY0qC+M" Received: by mail-ej1-f45.google.com with SMTP id a640c23a62f3a-a62972c88a9so115689866b.1 for ; Tue, 28 May 2024 06:33:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1716903181; x=1717507981; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vAttVQb286WgzeBs4n1LQU/SvEUwJV3m31Mwzag2RvE=; b=WvY0qC+MEModBkBo5Lp0r0MvZ7GM5P2lHYDm9Iaq131lPP8+ED6gIi7Ffkkyy7wDzN oVuqqESQotIAZpg7/WQhgODO4/SJ/WCVhIfP/1KjdVCsuuSMD4Ndy57nVY/TA/96jTas kUiY/B4J4xjb2Jym+5M4VIlyKkdF8KtyMceM9U5tNDSlqGV6fML9Wg9SlYUXoa2tVfPA /RqHy95I6i3KvzwRUVETdHKd1UGRRD8751QYMIYUBjtcvfDIWq8A2jp7RmbbKqKvLwaP UyjzOMkan7cvUNoDPUuvULin45mxbFk3yhIam9KBka1Ci5j7EMiEcJ3RlJXlvewFY/PF wudA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716903181; x=1717507981; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vAttVQb286WgzeBs4n1LQU/SvEUwJV3m31Mwzag2RvE=; b=V9dr79M4mDMS1SytEAIPJP/pByB8wVjIO7lD4fvQli13vzCeEcKfDl+yhPWO0QshHq MyQzDuUtwcgvirLhgK1xpUEmp9muxDR6YkifItgKKTJ9idTv0vkifyFhgFUsWC8piiTp ufQCbdRtrbBnnAVwTNqHgevitCOd17ESRKxm8aD4Ayalft9nDDuXmrqdxwx+PUs1tZSW JFeGrPOH8a1I8P1D61Hon3nWTzyezcUox5cMmn6RnywxTGrZfIVIeLmSHp6JrRRw7YJr QZztG8Xr+Z84fhSmVz1xsomqK6BxJcEICfnB8ITGdNnPdgBtytI0hq7NReZMX6RafPbt 1YSg== X-Forwarded-Encrypted: i=1; AJvYcCVmZGh/kRwfl3dkOOY0eNYlUiu/LWCSRdy1oGy2OG4zgQ3xooKvzhKMLVw0vjhiA1lRYvNQXqN8bpKtVte3DPOBUk7R7fV1cGJxrl6+ X-Gm-Message-State: AOJu0Yz19YJxK6PIF/gOhztvIcgAKC246Hu7a37T9xNX4ym6Qa5wQ+5/ 3/5cySiBO7UhpIjlKHg0xTSZUFI2QwhM/9b5kTPGe+QTxmJ2gecWB5NwD76nuEY= X-Google-Smtp-Source: AGHT+IGM94/l7QnF+H/+9xD5yqLVDdx1tOWfh2zBVOOVaQvsHCnpoeegLHgLc4A1XrQmSWUj79Za8w== X-Received: by 2002:a17:906:5a47:b0:a62:2c5f:5a64 with SMTP id a640c23a62f3a-a626407bfacmr890996866b.15.1716903180761; Tue, 28 May 2024 06:33:00 -0700 (PDT) Received: from localhost (host-87-16-233-11.retail.telecomitalia.it. [87.16.233.11]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a634b0ec497sm57631166b.116.2024.05.28.06.33.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 May 2024 06:33:00 -0700 (PDT) From: Andrea della Porta To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Ray Jui , Scott Branden , Broadcom internal kernel review list , Ulf Hansson , Adrian Hunter , Kamal Dasu , Al Cooper , Stefan Wahren , devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org Cc: Andrea della Porta Subject: [PATCH v4 3/4] mmc: sdhci-brcmstb: Add BCM2712 support Date: Tue, 28 May 2024 15:32:40 +0200 Message-ID: <4e8fc54e87447bae7db58636a1c87e5d8baeb012.1716899600.git.andrea.porta@suse.com> X-Mailer: git-send-email 2.44.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Broadcom BCM2712 SoC has an SDHCI card controller using the SDIO CFG register block present on other STB chips. Add support for BCM2712 SD capabilities of this chipset. The silicon is SD Express capable but this driver port does not currently include that feature yet. Based on downstream driver by raspberry foundation maintained kernel. Signed-off-by: Andrea della Porta Acked-by: Adrian Hunter Reviewed-by: Stefan Wahren --- drivers/mmc/host/sdhci-brcmstb.c | 60 ++++++++++++++++++++++++++++++++ 1 file changed, 60 insertions(+) diff --git a/drivers/mmc/host/sdhci-brcmstb.c b/drivers/mmc/host/sdhci-brcm= stb.c index 9053526fa212..0d9c42d41376 100644 --- a/drivers/mmc/host/sdhci-brcmstb.c +++ b/drivers/mmc/host/sdhci-brcmstb.c @@ -30,6 +30,21 @@ =20 #define SDHCI_ARASAN_CQE_BASE_ADDR 0x200 =20 +#define SDIO_CFG_CQ_CAPABILITY 0x4c +#define SDIO_CFG_CQ_CAPABILITY_FMUL GENMASK(13, 12) + +#define SDIO_CFG_CTRL 0x0 +#define SDIO_CFG_CTRL_SDCD_N_TEST_EN BIT(31) +#define SDIO_CFG_CTRL_SDCD_N_TEST_LEV BIT(30) + +#define SDIO_CFG_MAX_50MHZ_MODE 0x1ac +#define SDIO_CFG_MAX_50MHZ_MODE_STRAP_OVERRIDE BIT(31) +#define SDIO_CFG_MAX_50MHZ_MODE_ENABLE BIT(0) + +#define MMC_CAP_HSE_MASK (MMC_CAP2_HSX00_1_2V | MMC_CAP2_HSX00_1_8V) +/* Select all SD UHS type I SDR speed above 50MB/s */ +#define MMC_CAP_UHS_I_SDR_MASK (MMC_CAP_UHS_SDR50 | MMC_CAP_UHS_SDR104) + struct sdhci_brcmstb_priv { void __iomem *cfg_regs; unsigned int flags; @@ -38,6 +53,7 @@ struct sdhci_brcmstb_priv { }; =20 struct brcmstb_match_priv { + void (*cfginit)(struct sdhci_host *host); void (*hs400es)(struct mmc_host *mmc, struct mmc_ios *ios); struct sdhci_ops *ops; const unsigned int flags; @@ -168,6 +184,33 @@ static void sdhci_brcmstb_set_uhs_signaling(struct sdh= ci_host *host, sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); } =20 +static void sdhci_brcmstb_cfginit_2712(struct sdhci_host *host) +{ + struct sdhci_pltfm_host *pltfm_host =3D sdhci_priv(host); + struct sdhci_brcmstb_priv *brcmstb_priv =3D sdhci_pltfm_priv(pltfm_host); + u32 reg, base_clk_mhz; + + /* + * If we support a speed that requires tuning, + * then select the delay line PHY as the clock source. + */ + if ((host->mmc->caps & MMC_CAP_UHS_I_SDR_MASK) || (host->mmc->caps2 & MMC= _CAP_HSE_MASK)) { + reg =3D readl(brcmstb_priv->cfg_regs + SDIO_CFG_MAX_50MHZ_MODE); + reg &=3D ~SDIO_CFG_MAX_50MHZ_MODE_ENABLE; + reg |=3D SDIO_CFG_MAX_50MHZ_MODE_STRAP_OVERRIDE; + writel(reg, brcmstb_priv->cfg_regs + SDIO_CFG_MAX_50MHZ_MODE); + } + + if ((host->mmc->caps & MMC_CAP_NONREMOVABLE) || + (host->mmc->caps & MMC_CAP_NEEDS_POLL)) { + /* Force presence */ + reg =3D readl(brcmstb_priv->cfg_regs + SDIO_CFG_CTRL); + reg &=3D ~SDIO_CFG_CTRL_SDCD_N_TEST_LEV; + reg |=3D SDIO_CFG_CTRL_SDCD_N_TEST_EN; + writel(reg, brcmstb_priv->cfg_regs + SDIO_CFG_CTRL); + } +} + static void sdhci_brcmstb_dumpregs(struct mmc_host *mmc) { sdhci_dumpregs(mmc_priv(mmc)); @@ -200,6 +243,14 @@ static struct sdhci_ops sdhci_brcmstb_ops =3D { .set_uhs_signaling =3D sdhci_set_uhs_signaling, }; =20 +static struct sdhci_ops sdhci_brcmstb_ops_2712 =3D { + .set_clock =3D sdhci_set_clock, + .set_power =3D sdhci_set_power_and_bus_voltage, + .set_bus_width =3D sdhci_set_bus_width, + .reset =3D sdhci_reset, + .set_uhs_signaling =3D sdhci_set_uhs_signaling, +}; + static struct sdhci_ops sdhci_brcmstb_ops_7216 =3D { .set_clock =3D sdhci_brcmstb_set_clock, .set_bus_width =3D sdhci_set_bus_width, @@ -214,6 +265,11 @@ static struct sdhci_ops sdhci_brcmstb_ops_74165b0 =3D { .set_uhs_signaling =3D sdhci_brcmstb_set_uhs_signaling, }; =20 +static const struct brcmstb_match_priv match_priv_2712 =3D { + .cfginit =3D sdhci_brcmstb_cfginit_2712, + .ops =3D &sdhci_brcmstb_ops_2712, +}; + static struct brcmstb_match_priv match_priv_7425 =3D { .flags =3D BRCMSTB_MATCH_FLAGS_NO_64BIT | BRCMSTB_MATCH_FLAGS_BROKEN_TIMEOUT, @@ -238,6 +294,7 @@ static struct brcmstb_match_priv match_priv_74165b0 =3D= { }; =20 static const struct of_device_id __maybe_unused sdhci_brcm_of_match[] =3D { + { .compatible =3D "brcm,bcm2712-sdhci", .data =3D &match_priv_2712 }, { .compatible =3D "brcm,bcm7425-sdhci", .data =3D &match_priv_7425 }, { .compatible =3D "brcm,bcm7445-sdhci", .data =3D &match_priv_7445 }, { .compatible =3D "brcm,bcm7216-sdhci", .data =3D &match_priv_7216 }, @@ -370,6 +427,9 @@ static int sdhci_brcmstb_probe(struct platform_device *= pdev) (host->mmc->caps2 & MMC_CAP2_HS400_ES)) host->mmc_host_ops.hs400_enhanced_strobe =3D match_priv->hs400es; =20 + if (match_priv->cfginit) + match_priv->cfginit(host); + /* * Supply the existing CAPS, but clear the UHS modes. This * will allow these modes to be specified by device tree --=20 2.35.3 From nobody Fri Dec 19 21:10:01 2025 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7E3E016FF26 for ; Tue, 28 May 2024 13:33:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716903186; cv=none; b=DH5nEmiNTZ+5brY+Mm9+i+Gj5TA/b1Oz1jXNKRJl955kM/2LlHO5yVTJpn92JfQJf2oMZ7HfW22vs0ahQuHkx7f8NoX5HmI1T1/7GMNKCwHsLIlnCMDlDlrzyTMuu79RhhT5752VjySHe2OLOnktYA0jpEQn+5DXsrt5IFCVk2M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716903186; c=relaxed/simple; bh=uXU5QfaH5qlqXoA4DPbAYFEaIVRvOPrHJFlST/zPwXU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=b7QbP12iCIDF9M/UOSsNCWCfOHTVOrE+amjrEy14PwP1eIFw0mwlPGKXSwaUEjOqmsLYWQP7pofwf4FczrDQ/Sef69cxeBXrZExoRff0RmCEC/55DSJqj1V8TYte8h7eP85ZdGpmrQYsE1n1vcXYN9GquFZ2SXYb3/MK69lF23k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=FfohnRIU; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="FfohnRIU" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-57864327f6eso1397403a12.1 for ; Tue, 28 May 2024 06:33:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1716903182; x=1717507982; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=P80V1HVAEHdvXLPhNcgfiUJ7gY/EImR+9FLANrvqAlM=; b=FfohnRIUzn1ntfyFKrSfHK9GaWyK8R//hk5wkMsxD3T45IqugRmBTbixlix8JAnv4d +OlgRyDCn3+NsbVA96aL7afK559sgsqcml2vaSADlB3qwRifniJeENCLC7S5sP+zcwKD +Md6+4QxwujmxbNGZ6UL1PHuk29VDyWN8EkAXV+nVCvxj101wlm3CeAfGUwu59hUCZ1+ QlVGaa7FR4+IwYQMwP/evod4pNJatmGij1I9xWoTuhkLb9tI2Sqnt/qBsjvX20/ovskl dzpPYRjJ6fUxp5rl5SPp/PeMTbFZGeCdQZXBmkGNpPhfJAYh8mtMiPlXKNu3yIQU2UBp 8oVA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716903182; x=1717507982; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=P80V1HVAEHdvXLPhNcgfiUJ7gY/EImR+9FLANrvqAlM=; b=Jqj+a45U57VVO1QSpsoAMsssExEnhMl4V7M/e3XwSf7kREKMQFrSh+GBCNjCHI+R51 24fh5wMrbQ7rG2/+8jV/Jo8KlWugVMCZxQmpTliwh8bGB3Cv0cw085cDIvbtqqvTxo/c zpvql2d/TSjmD+chc7lrAWCRiA6rindYzqntby5yVShmvkMsUxIAR5DdHDDSUpan5LR6 GcJxefcyBcK+xRJGi/P955cMDOrIGJDbx7sXTmtM8dZiHenRZfLrFh84N9BhSgj90o23 lHGimk4kFiPuMCXf6GY381rjoQx7/V+c5bhMXHHkpNq3w0PfDD+dhLiZsiEyHAC0ccpJ R3mw== X-Forwarded-Encrypted: i=1; AJvYcCWWdiz3fhzfGPd9TLlDdy0RG9oW8oMbajt2kxaFfXkUq7xR44hNMy2ycqXyQonpZUK9fOHpBWfoCvhXfPm17i43mo+tISAEhZYpJDSI X-Gm-Message-State: AOJu0YwtGw0Op7E11v7+CC8PeruoKFHJzQ2UMPtYdYH4PhEKLyuWezZQ hapye6Y+ew0MJOPbFNneOgn+ZGWTSsKb7qSlRC8Nf6d9l3dUZVYzteiOC/fcbKI= X-Google-Smtp-Source: AGHT+IGELtEbebGcHQWaOiwWRS69S906246YVwWPZzjiKGmcQHsU1k3N+kQqdUX11OL0A0zojEZdUA== X-Received: by 2002:a05:6402:b0d:b0:579:e690:8349 with SMTP id 4fb4d7f45d1cf-579e6908e1amr2747855a12.15.1716903181893; Tue, 28 May 2024 06:33:01 -0700 (PDT) Received: from localhost (host-87-16-233-11.retail.telecomitalia.it. [87.16.233.11]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-579c2026406sm4399948a12.37.2024.05.28.06.33.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 May 2024 06:33:01 -0700 (PDT) From: Andrea della Porta To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Ray Jui , Scott Branden , Broadcom internal kernel review list , Ulf Hansson , Adrian Hunter , Kamal Dasu , Al Cooper , Stefan Wahren , devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org Cc: Andrea della Porta Subject: [PATCH v4 4/4] arm64: dts: broadcom: Add support for BCM2712 Date: Tue, 28 May 2024 15:32:41 +0200 Message-ID: <8dd6997394a01317747ca11b4779f586752b4947.1716899600.git.andrea.porta@suse.com> X-Mailer: git-send-email 2.44.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The BCM2712 SoC family can be found on Raspberry Pi 5. Add minimal SoC and board (Rpi5 specific) dts file to be able to boot from SD card and use console on debug UART. Signed-off-by: Andrea della Porta --- arch/arm64/boot/dts/broadcom/Makefile | 1 + .../boot/dts/broadcom/bcm2712-rpi-5-b.dts | 64 ++++ arch/arm64/boot/dts/broadcom/bcm2712.dtsi | 292 ++++++++++++++++++ 3 files changed, 357 insertions(+) create mode 100644 arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts create mode 100644 arch/arm64/boot/dts/broadcom/bcm2712.dtsi diff --git a/arch/arm64/boot/dts/broadcom/Makefile b/arch/arm64/boot/dts/br= oadcom/Makefile index 8b4591ddd27c..92565e9781ad 100644 --- a/arch/arm64/boot/dts/broadcom/Makefile +++ b/arch/arm64/boot/dts/broadcom/Makefile @@ -6,6 +6,7 @@ DTC_FLAGS :=3D -@ dtb-$(CONFIG_ARCH_BCM2835) +=3D bcm2711-rpi-400.dtb \ bcm2711-rpi-4-b.dtb \ bcm2711-rpi-cm4-io.dtb \ + bcm2712-rpi-5-b.dtb \ bcm2837-rpi-3-a-plus.dtb \ bcm2837-rpi-3-b.dtb \ bcm2837-rpi-3-b-plus.dtb \ diff --git a/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts b/arch/arm64/= boot/dts/broadcom/bcm2712-rpi-5-b.dts new file mode 100644 index 000000000000..2bdbb6780242 --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts @@ -0,0 +1,64 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/dts-v1/; + +#include +#include "bcm2712.dtsi" + +/ { + compatible =3D "raspberrypi,5-model-b", "brcm,bcm2712"; + model =3D "Raspberry Pi 5"; + + aliases { + serial10 =3D &uart10; + }; + + chosen: chosen { + stdout-path =3D "serial10:115200n8"; + }; + + /* Will be filled by the bootloader */ + memory@0 { + device_type =3D "memory"; + reg =3D <0 0 0 0x28000000>; + }; + + sd_io_1v8_reg: sd-io-1v8-reg { + compatible =3D "regulator-gpio"; + regulator-name =3D "vdd-sd-io"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + regulator-always-on; + regulator-settling-time-us =3D <5000>; + gpios =3D <&gio_aon 3 GPIO_ACTIVE_HIGH>; + states =3D <1800000 1>, + <3300000 0>; + }; + + sd_vcc_reg: sd-vcc-reg { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc-sd"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + enable-active-high; + gpios =3D <&gio_aon 4 GPIO_ACTIVE_HIGH>; + }; +}; + +/* The Debug UART, on Rpi5 it's on JST-SH 1.0mm 3-pin connector + * labeled "UART", i.e. the interface with the system console. + */ +&uart10 { + status =3D "okay"; +}; + +/* SDIO1 is used to drive the SD card */ +&sdio1 { + vqmmc-supply =3D <&sd_io_1v8_reg>; + vmmc-supply =3D <&sd_vcc_reg>; + bus-width =3D <4>; + sd-uhs-sdr50; + sd-uhs-ddr50; + sd-uhs-sdr104; +}; diff --git a/arch/arm64/boot/dts/broadcom/bcm2712.dtsi b/arch/arm64/boot/dt= s/broadcom/bcm2712.dtsi new file mode 100644 index 000000000000..71b0fa6c9594 --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/bcm2712.dtsi @@ -0,0 +1,292 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +#include + +/ { + compatible =3D "brcm,bcm2712"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + + interrupt-parent =3D <&gicv2>; + + axi: axi@1000000000 { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges =3D <0x10 0x00000000 0x10 0x00000000 0x01 0x00000000>; + + sdio1: mmc@1000fff000 { + compatible =3D "brcm,bcm2712-sdhci", + "brcm,sdhci-brcmstb"; + reg =3D <0x10 0x00fff000 0x0 0x260>, + <0x10 0x00fff400 0x0 0x200>; + reg-names =3D "host", "cfg"; + interrupts =3D ; + clocks =3D <&clk_emmc2>; + clock-names =3D "sw_sdio"; + mmc-ddr-3_3v; + }; + + gicv2: interrupt-controller@107fff9000 { + interrupt-controller; + #interrupt-cells =3D <3>; + compatible =3D "arm,gic-400"; + reg =3D <0x10 0x7fff9000 0x0 0x1000>, + <0x10 0x7fffa000 0x0 0x2000>, + <0x10 0x7fffc000 0x0 0x2000>, + <0x10 0x7fffe000 0x0 0x2000>; + }; + }; + + clocks { + /* The oscillator is the root of the clock tree. */ + clk_osc: clk-osc { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-output-names =3D "osc"; + clock-frequency =3D <54000000>; + }; + + clk_vpu: clk-vpu { + #clock-cells =3D <0>; + compatible =3D "fixed-clock"; + clock-frequency =3D <750000000>; + clock-output-names =3D "vpu-clock"; + }; + + clk_uart: clk-uart { + #clock-cells =3D <0>; + compatible =3D "fixed-clock"; + clock-frequency =3D <9216000>; + clock-output-names =3D "uart-clock"; + }; + + clk_emmc2: clk-emmc2 { + #clock-cells =3D <0>; + compatible =3D "fixed-clock"; + clock-frequency =3D <200000000>; + clock-output-names =3D "emmc2-clock"; + }; + }; + + cpus: cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + /* Source for L1 d/i cache-line-size, cache-sets, cache-size + * https://developer.arm.com/documentation/100798/0401/L1-memory-system/= About-the-L1-memory-system?lang=3Den + * Source for L2 cache-line-size and cache-sets: + * https://developer.arm.com/documentation/100798/0401/L2-memory-system/= About-the-L2-memory-system?lang=3Den + * and for cache-size: + * https://www.raspberrypi.com/documentation/computers/processors.html#b= cm2712 + */ + cpu0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a76"; + reg =3D <0x000>; + enable-method =3D "psci"; + d-cache-size =3D <0x10000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; // 64KiB(size)/64(line-size)=3D1024ways/4-way s= et + i-cache-size =3D <0x10000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; // 64KiB(size)/64(line-size)=3D1024ways/4-way s= et + next-level-cache =3D <&l2_cache_l0>; + + l2_cache_l0: l2-cache-l0 { + compatible =3D "cache"; + cache-size =3D <0x80000>; + cache-line-size =3D <128>; + cache-sets =3D <1024>; //512KiB(size)/64(line-size)=3D8192ways/8-way s= et + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + }; + + cpu1: cpu@1 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a76"; + reg =3D <0x100>; + enable-method =3D "psci"; + d-cache-size =3D <0x10000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; // 64KiB(size)/64(line-size)=3D1024ways/4-way s= et + i-cache-size =3D <0x10000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; // 64KiB(size)/64(line-size)=3D1024ways/4-way s= et + next-level-cache =3D <&l2_cache_l1>; + + l2_cache_l1: l2-cache-l1 { + compatible =3D "cache"; + cache-size =3D <0x80000>; + cache-line-size =3D <128>; + cache-sets =3D <1024>; //512KiB(size)/64(line-size)=3D8192ways/8-way s= et + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + }; + + cpu2: cpu@2 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a76"; + reg =3D <0x200>; + enable-method =3D "psci"; + d-cache-size =3D <0x10000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; // 64KiB(size)/64(line-size)=3D1024ways/4-way s= et + i-cache-size =3D <0x10000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; // 64KiB(size)/64(line-size)=3D1024ways/4-way s= et + next-level-cache =3D <&l2_cache_l2>; + + l2_cache_l2: l2-cache-l2 { + compatible =3D "cache"; + cache-size =3D <0x80000>; + cache-line-size =3D <128>; + cache-sets =3D <1024>; //512KiB(size)/64(line-size)=3D8192ways/8-way s= et + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + }; + + cpu3: cpu@3 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a76"; + reg =3D <0x300>; + enable-method =3D "psci"; + d-cache-size =3D <0x10000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; // 64KiB(size)/64(line-size)=3D1024ways/4-way s= et + i-cache-size =3D <0x10000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; // 64KiB(size)/64(line-size)=3D1024ways/4-way s= et + next-level-cache =3D <&l2_cache_l3>; + + l2_cache_l3: l2-cache-l3 { + compatible =3D "cache"; + cache-size =3D <0x80000>; + cache-line-size =3D <128>; + cache-sets =3D <1024>; //512KiB(size)/64(line-size)=3D8192ways/8-way s= et + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3_cache>; + }; + }; + + /* Source for cache-line-size and cache-sets: + * https://developer.arm.com/documentation/100453/0401/L3-cache?lang=3Den + * Source for cache-size: + * https://www.raspberrypi.com/documentation/computers/processors.html#b= cm2712 + */ + l3_cache: l3-cache { + compatible =3D "cache"; + cache-size =3D <0x200000>; + cache-line-size =3D <64>; + cache-sets =3D <2048>; // 2MiB(size)/64(line-size)=3D32768ways/16-way s= et + cache-level =3D <3>; + cache-unified; + }; + }; + + psci { + method =3D "smc"; + compatible =3D "arm,psci-1.0", "arm,psci-0.2"; + }; + + rmem: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + atf@0 { + reg =3D <0x0 0x0 0x0 0x80000>; + no-map; + }; + + cma: linux,cma { + compatible =3D "shared-dma-pool"; + size =3D <0x0 0x4000000>; /* 64MB */ + reusable; + linux,cma-default; + alloc-ranges =3D <0x0 0x00000000 0x0 0x40000000>; + }; + }; + + soc: soc@107c000000 { + compatible =3D "simple-bus"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + ranges =3D <0x7c000000 0x10 0x7c000000 0x04000000>; + /* Emulate a contiguous 30-bit address range for DMA */ + dma-ranges =3D <0xc0000000 0x00 0x00000000 0x40000000>, + <0x7c000000 0x10 0x7c000000 0x04000000>; + + system_timer: timer@7c003000 { + compatible =3D "brcm,bcm2835-system-timer"; + reg =3D <0x7c003000 0x1000>; + interrupts =3D , + , + , + ; + clock-frequency =3D <1000000>; + }; + + mailbox: mailbox@7c013880 { + compatible =3D "brcm,bcm2835-mbox"; + reg =3D <0x7c013880 0x40>; + interrupts =3D ; + #mbox-cells =3D <0>; + }; + + local_intc: local-intc@7cd00000 { + compatible =3D "brcm,bcm2836-l1-intc"; + reg =3D <0x7cd00000 0x100>; + }; + + uart10: serial@7d001000 { + compatible =3D "arm,pl011", "arm,primecell"; + reg =3D <0x7d001000 0x200>; + interrupts =3D ; + clocks =3D <&clk_uart>, <&clk_vpu>; + clock-names =3D "uartclk", "apb_pclk"; + arm,primecell-periphid =3D <0x00241011>; + status =3D "disabled"; + }; + + interrupt-controller@7d517000 { + compatible =3D "brcm,bcm7271-l2-intc"; + reg =3D <0x7d517000 0x10>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <1>; + }; + + gio_aon: gpio@7d517c00 { + compatible =3D "brcm,bcm7445-gpio", "brcm,brcmstb-gpio"; + reg =3D <0x7d517c00 0x40>; + gpio-controller; + #gpio-cells =3D <2>; + // Don't use GIO_AON as an interrupt controller because it will + // clash with the firmware monitoring the PMIC interrupt via the VPU. + brcm,gpio-bank-widths =3D <17 6>; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + , + ; + }; +}; --=20 2.35.3