From nobody Sun Feb 8 05:13:15 2026 Received: from mail-ot1-f51.google.com (mail-ot1-f51.google.com [209.85.210.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 87566328DA; Tue, 9 Jan 2024 09:16:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="cE+b6yVT" Received: by mail-ot1-f51.google.com with SMTP id 46e09a7af769-6dd8cba736aso1845569a34.3; Tue, 09 Jan 2024 01:16:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1704791810; x=1705396610; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uPNFZBbuaAO34pis2FOL3RIG+0DI0ThEyhDzqc1WUV0=; b=cE+b6yVTf4gbjnTCQMhVtRRjeqYhUC6ZJq/3O6HfUK+xoXwOshREHavc0Eb/cWIG+u GPd4p9n3QewTzdSg3wT3tVGARzJu7+XL+m+yAC/g7DHFzfNVeVHo9G6sMZcqe930mQsu R8UAaFuYyU61cpzwUFgCEaOffxBBkK0gzm2ZpDwJ/RyjDJH4lOpZPSJqQH1TPqRa4QcZ 2Wv1B5LbN/TycrkaPf/sYZ5spz1qiqK/iqM+PBTrosxV83xA17o22yptllcSc/MapAcH kEwN7hxhlNztxWxsFSwsthm7MkuWavCgyQ/4NYbUsvAaSpcXkSgYcfHoEjE7bJRd6EkX RaIw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704791810; x=1705396610; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uPNFZBbuaAO34pis2FOL3RIG+0DI0ThEyhDzqc1WUV0=; b=o6DwNrJUhIRTRm1BTPsklEbtbBvwyfUpXNMeAnyKSyKCZo51HTS3tIVp8I3OjxDfRL RQeJ5Xe1AwQn9nLo+97o+8RKX6d+asSJPZ3RWJJ/Gc8QMUYAH3/sBAe6Asu+pfP07f6G XKUIaNrV42wWCdfE1uDTZvwjSErJpukvvKc9ZT65bGxA+trA5b9FTlgypQfYTLj+N7An mBoTDcgbtQCglVk3FI4zf7Ee9AIDiudaH+Aes+utajKW7dBQ1BO4d2lCA74vJkSoDBcb kFv1t+YGs4gaFhKqIMoi0/xDy/5G+A3E5cOcKOqgO+9ivMElSknvLsycRFeabxxEPjxA oKVA== X-Gm-Message-State: AOJu0Yydxv3DiaHJ//2JHiiT+NxpXXe0PHOSInSQmDZ7rGXYBfYPYy3l 8aculgvWiDpCPboZa2CR8cE= X-Google-Smtp-Source: AGHT+IESyX+yTTHmw6YPFuuFRd1KpXg//Na1hXFVDNcY7i0q5xVWxUMT5xawbpLyASDSNp3Jsn4piw== X-Received: by 2002:a05:6870:d886:b0:203:cac5:f217 with SMTP id oe6-20020a056870d88600b00203cac5f217mr6512941oac.109.1704791810405; Tue, 09 Jan 2024 01:16:50 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id dy51-20020a056870c7b300b00205eed77439sm390194oab.40.2024.01.09.01.16.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jan 2024 01:16:50 -0800 (PST) From: Chen Wang To: aou@eecs.berkeley.edu, chao.wei@sophgo.com, conor@kernel.org, krzysztof.kozlowski+dt@linaro.org, palmer@dabbelt.com, paul.walmsley@sifive.com, robh+dt@kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, guoren@kernel.org, jszhang@kernel.org, inochiama@outlook.com Cc: Chen Wang Subject: [PATCH 1/4] dt-bindings: reset: sophgo: support SG2042 Date: Tue, 9 Jan 2024 17:16:41 +0800 Message-Id: <9798e2ea0c4e339717cc5c411e0db0188befdc58.1704790558.git.unicorn_wang@outlook.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Add bindings for the reset generator on the SOPHGO SG2042 RISC-V SoC. Signed-off-by: Chen Wang Reviewed-by: Krzysztof Kozlowski --- .../bindings/reset/sophgo,sg2042-reset.yaml | 35 ++++++++ .../dt-bindings/reset/sophgo,sg2042-reset.h | 88 +++++++++++++++++++ 2 files changed, 123 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/sophgo,sg2042-r= eset.yaml create mode 100644 include/dt-bindings/reset/sophgo,sg2042-reset.h diff --git a/Documentation/devicetree/bindings/reset/sophgo,sg2042-reset.ya= ml b/Documentation/devicetree/bindings/reset/sophgo,sg2042-reset.yaml new file mode 100644 index 000000000000..76e1931f0908 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/sophgo,sg2042-reset.yaml @@ -0,0 +1,35 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reset/sophgo,sg2042-reset.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo SG2042 SoC Reset Controller + +maintainers: + - Chen Wang + +properties: + compatible: + const: sophgo,sg2042-reset + + reg: + maxItems: 1 + + "#reset-cells": + const: 1 + +required: + - compatible + - reg + - "#reset-cells" + +additionalProperties: false + +examples: + - | + rstgen: reset-controller@c00 { + compatible =3D "sophgo,sg2042-reset"; + reg =3D <0xc00 0xc>; + #reset-cells =3D <1>; + }; diff --git a/include/dt-bindings/reset/sophgo,sg2042-reset.h b/include/dt-b= indings/reset/sophgo,sg2042-reset.h new file mode 100644 index 000000000000..750197e2c2ed --- /dev/null +++ b/include/dt-bindings/reset/sophgo,sg2042-reset.h @@ -0,0 +1,88 @@ +/* SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */ +/* + * Copyright (C) 2023 Sophgo Technology Inc. All rights reserved. + */ + +#ifndef __DT_BINDINGS_RESET_SOPHGO_SG2042_H_ +#define __DT_BINDINGS_RESET_SOPHGO_SG2042_H_ + +#define RST_MAIN_AP 0 +#define RST_RISCV_CPU 1 +#define RST_RISCV_LOW_SPEED_LOGIC 2 +#define RST_RISCV_CMN 3 +#define RST_HSDMA 4 +#define RST_SYSDMA 5 +#define RST_EFUSE0 6 +#define RST_EFUSE1 7 +#define RST_RTC 8 +#define RST_TIMER 9 +#define RST_WDT 10 +#define RST_AHB_ROM0 11 +#define RST_AHB_ROM1 12 +#define RST_I2C0 13 +#define RST_I2C1 14 +#define RST_I2C2 15 +#define RST_I2C3 16 +#define RST_GPIO0 17 +#define RST_GPIO1 18 +#define RST_GPIO2 19 +#define RST_PWM 20 +#define RST_AXI_SRAM0 21 +#define RST_AXI_SRAM1 22 +#define RST_SF0 23 +#define RST_SF1 24 +#define RST_LPC 25 +#define RST_ETH0 26 +#define RST_EMMC 27 +#define RST_SD 28 +#define RST_UART0 29 +#define RST_UART1 30 +#define RST_UART2 31 + +#define RST_UART3 32 +#define RST_SPI0 33 +#define RST_SPI1 34 +#define RST_DBG_I2C 35 +#define RST_PCIE0 36 +#define RST_PCIE1 37 +#define RST_DDR0 38 +#define RST_DDR1 39 +#define RST_DDR2 40 +#define RST_DDR3 41 +#define RST_FAU0 42 +#define RST_FAU1 43 +#define RST_FAU2 44 +#define RST_RXU0 45 +#define RST_RXU1 46 +#define RST_RXU2 47 +#define RST_RXU3 48 +#define RST_RXU4 49 +#define RST_RXU5 50 +#define RST_RXU6 51 +#define RST_RXU7 52 +#define RST_RXU8 53 +#define RST_RXU9 54 +#define RST_RXU10 55 +#define RST_RXU11 56 +#define RST_RXU12 57 +#define RST_RXU13 58 +#define RST_RXU14 59 +#define RST_RXU15 60 +#define RST_RXU16 61 +#define RST_RXU17 62 +#define RST_RXU18 63 +#define RST_RXU19 64 +#define RST_RXU20 65 +#define RST_RXU21 66 +#define RST_RXU22 67 +#define RST_RXU23 68 +#define RST_RXU24 69 +#define RST_RXU25 70 +#define RST_RXU26 71 +#define RST_RXU27 72 +#define RST_RXU28 73 +#define RST_RXU29 74 +#define RST_RXU30 75 +#define RST_RXU31 76 + +#endif /* __DT_BINDINGS_RESET_SOPHGO_SG2042_H_ */ --=20 2.25.1 From nobody Sun Feb 8 05:13:15 2026 Received: from mail-oi1-f173.google.com (mail-oi1-f173.google.com [209.85.167.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B3CD932C63; Tue, 9 Jan 2024 09:17:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HiF51jzn" Received: by mail-oi1-f173.google.com with SMTP id 5614622812f47-3bbbf5a59b7so2503769b6e.3; Tue, 09 Jan 2024 01:17:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1704791844; x=1705396644; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=aWGh9TyULl5axYB+y4TjSKeR1pcTY+hQLJUbaZKUyYM=; b=HiF51jznc9NSNV0q/6NkKsvjyj+wwcomj/A+bXkQFSNydKRMfilsPErMy+96qxMlLU SBI2g4PskJimlX+xcvQrrDQx4U02rdMAhsAj4p6qZxBdPcCsE2VqjGMHp1AVExhdiHjP +uNBgtqNlMl8Xed7pmAELSShOBslAN8wfJZ2IyIL6yPPnJNnvRPQMk+uerICILra1nzV OTq2MtjwhzYDE7ZpRGXD2V/f1H7EvwpFaoCIs7+gtQ16s7Dol5kEQYXHw6wmNanHlFCc dZssazuBqkhd4xN5wBkBOJYFTxy69XulyJXRZ9niN3Ma02DWbrQqDmpOfoD0iSp/TphV sccA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704791844; x=1705396644; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=aWGh9TyULl5axYB+y4TjSKeR1pcTY+hQLJUbaZKUyYM=; b=gooakEFkaifFs2CzYWJpTEwpned+qMmVZVgbIzw1kBGHYUzarkgnu8luptWFrBj0kP HVIs5S16EWr/SCPCS50cBjom3+ZFiBgks5zvo8/9bL4rsYtNsB2NPxXFlbNQ8HkhOhRR wjEWemzXnEvCjHf8owwl1ulCHWsL/7ioPSknNabCthZ6iobNLUe+7eVQwebf/L7bL9wj 9W+dvRJb0nx8l4GLal+W7QTerI5Bf6MIn6udA+QggkXmmhv22KNARLA/U3TfuaCcgRxp Bo+6bjWeTIdLvbc1xh84fvInaDsgqijWx2I4y4EW6/YQ8hEvYaRu+kgr3GNcqANe0SKD 9/Cw== X-Gm-Message-State: AOJu0YxUY24s6qyTcA5Y27ujA2/9yIvADZFuE7s0k/nAh7gkVy/IjYza deGXj7DhFyRkahxuAPvPuMlsdczZZ/g= X-Google-Smtp-Source: AGHT+IFKxoZ8douUKwO8MFgZ99uh8kdpDWRiWeKVgDWpGH6Bgdpj0FIy2C86fhkHBmvt++YSJBspxA== X-Received: by 2002:a05:6871:3a26:b0:1fb:17cc:1786 with SMTP id pu38-20020a0568713a2600b001fb17cc1786mr6467549oac.4.1704791844714; Tue, 09 Jan 2024 01:17:24 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id o22-20020a9d5c16000000b006dc0802ddf5sm305361otk.5.2024.01.09.01.17.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jan 2024 01:17:24 -0800 (PST) From: Chen Wang To: aou@eecs.berkeley.edu, chao.wei@sophgo.com, conor@kernel.org, krzysztof.kozlowski+dt@linaro.org, palmer@dabbelt.com, paul.walmsley@sifive.com, robh+dt@kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, guoren@kernel.org, jszhang@kernel.org, inochiama@outlook.com Cc: Chen Wang Subject: [PATCH 2/4] reset: sophgo: add SG2042 reset generator driver Date: Tue, 9 Jan 2024 17:17:15 +0800 Message-Id: <06e493ad0d64c1ba5c5897eb452ff04095f05e7a.1704790558.git.unicorn_wang@outlook.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Reuse reset-simple driver for the Sophgo SG2042 reset generator. Signed-off-by: Chen Wang --- drivers/reset/Kconfig | 1 + drivers/reset/reset-simple.c | 2 ++ drivers/reset/sophgo/Kconfig | 10 ++++++++++ 3 files changed, 13 insertions(+) create mode 100644 drivers/reset/sophgo/Kconfig diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index ccd59ddd7610..09ba59cc4bc5 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -318,6 +318,7 @@ config RESET_ZYNQ help This enables the reset controller driver for Xilinx Zynq SoCs. =20 +source "drivers/reset/sophgo/Kconfig" source "drivers/reset/starfive/Kconfig" source "drivers/reset/sti/Kconfig" source "drivers/reset/hisilicon/Kconfig" diff --git a/drivers/reset/reset-simple.c b/drivers/reset/reset-simple.c index 7ea5adbf2097..69b631eb8127 100644 --- a/drivers/reset/reset-simple.c +++ b/drivers/reset/reset-simple.c @@ -151,6 +151,8 @@ static const struct of_device_id reset_simple_dt_ids[] = =3D { { .compatible =3D "snps,dw-high-reset" }, { .compatible =3D "snps,dw-low-reset", .data =3D &reset_simple_active_low }, + { .compatible =3D "sophgo,sg2042-reset", + .data =3D &reset_simple_active_low }, { /* sentinel */ }, }; =20 diff --git a/drivers/reset/sophgo/Kconfig b/drivers/reset/sophgo/Kconfig new file mode 100644 index 000000000000..9ad96e49e1dd --- /dev/null +++ b/drivers/reset/sophgo/Kconfig @@ -0,0 +1,10 @@ +# SPDX-License-Identifier: GPL-2.0-only + +config RESET_SOPHGO_SG2042 + bool "Sophgo SG2042 Reset Driver" + depends on ARCH_SOPHGO || COMPILE_TEST + select RESET_SIMPLE + default ARCH_SOPHGO + help + This enables the reset controller driver for the Sophgo SG2042 SoC. + --=20 2.25.1 From nobody Sun Feb 8 05:13:15 2026 Received: from mail-ot1-f41.google.com (mail-ot1-f41.google.com [209.85.210.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 78967328D0; Tue, 9 Jan 2024 09:17:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Y/6ErUjh" Received: by mail-ot1-f41.google.com with SMTP id 46e09a7af769-6dde290d09eso272241a34.2; Tue, 09 Jan 2024 01:17:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1704791860; x=1705396660; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=mXs4eXFLnV8TiKAn9u+8OI+mgIAVMlsd0Rv7wG5W1mg=; b=Y/6ErUjhUUps4dMcxH/u2u7JSSzhW6pkwnrXjt+wYA6Ngq7DWyQhrqU359aI6KZbmM 4JnHkc8aFKo2DExPbQlEhWroNpt/a/twBoxB6Eib0hEHsln3Wt35Q7bh0atoUhs0pFvQ 77sqEQCSvb8NARo50XHgdOB2apVwPqO7aY4Itg4X/sA4LZQZ5VA9h+zARDAZpl88hv0p W3UXc779lK92eLTR2lC0oPHF51Xq+5Jd2CVr+Bivb7dl5DlVGBZjaZpjc58Y8YK9PdL8 91zdNS3mzM9smOr7LU+BqmH0376Bmz3tPotz0pG1HNmKo2mx13BVpCOmu78qLzEN+bxy fo+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704791860; x=1705396660; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=mXs4eXFLnV8TiKAn9u+8OI+mgIAVMlsd0Rv7wG5W1mg=; b=EdQWfzkXUkHh7KXTjg5rMz3ToUM//DIzG2buJ6a/IC3r0Q/8PHxS0AHkPD4gFyHHUa Bd4WVXu1orBBNqBoDlnEL47g7YIRoBsFROv7x1l8ct2pVwGFxigHXo/Z2+x7OjFTNNKY cvkSppBcwzzqUK2sa6HJuoX71hOHQsNFpdh+zyhORG5Xsk8P4oM4MT5oIIHO96D+KwPR 3/UXzKy+yVe6Q25T4nQsbZC30ml/psYkNan0w4my6meZwJMBuFBGB8B+T76f9ePoLPhK YITMp8EEpTmJw6pOampOxu8ZRRazStha1Sv2iN6NmCNx3OlBSPgydyq3BbxSItZJvqfj n4QQ== X-Gm-Message-State: AOJu0Yykd3FJwrJopprXkmPnA/Yq13gUCM3d29n2P8MCWOkCLf0bOobi XL0FJUC403zmiqLaxMcQPTg= X-Google-Smtp-Source: AGHT+IG5TJb1vDclA0CAeMnXEGX5CF/pIpS0qcbrdsN3/Y771f6XsB4pMSwsM6DHFg7COEhjJpI10Q== X-Received: by 2002:a05:6870:1686:b0:204:762a:f8a1 with SMTP id j6-20020a056870168600b00204762af8a1mr6833578oae.111.1704791860339; Tue, 09 Jan 2024 01:17:40 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id dh1-20020a056830484100b006dbaf72af27sm305243otb.1.2024.01.09.01.17.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jan 2024 01:17:40 -0800 (PST) From: Chen Wang To: aou@eecs.berkeley.edu, chao.wei@sophgo.com, conor@kernel.org, krzysztof.kozlowski+dt@linaro.org, palmer@dabbelt.com, paul.walmsley@sifive.com, robh+dt@kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, guoren@kernel.org, jszhang@kernel.org, inochiama@outlook.com Cc: Chen Wang Subject: [PATCH 3/4] riscv: dts: add reset generator for Sophgo SG2042 SoC Date: Tue, 9 Jan 2024 17:17:33 +0800 Message-Id: <66a3c846d26ab73227dfcd141d021a46cad6672b.1704790558.git.unicorn_wang@outlook.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Add reset generator node to device tree for SG2042. Signed-off-by: Chen Wang --- arch/riscv/boot/dts/sophgo/sg2042.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/riscv/boot/dts/sophgo/sg2042.dtsi b/arch/riscv/boot/dts/s= ophgo/sg2042.dtsi index 93256540d078..f59081d4f0ee 100644 --- a/arch/riscv/boot/dts/sophgo/sg2042.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2042.dtsi @@ -6,6 +6,8 @@ /dts-v1/; #include =20 +#include + #include "sg2042-cpus.dtsi" =20 / { @@ -311,6 +313,12 @@ intc: interrupt-controller@7090000000 { riscv,ndev =3D <224>; }; =20 + rstgen: reset-controller@7030013000 { + compatible =3D "sophgo,sg2042-reset"; + reg =3D <0x00000070 0x30013000 0x00000000 0x0000000c>; + #reset-cells =3D <1>; + }; + uart0: serial@7040000000 { compatible =3D "snps,dw-apb-uart"; reg =3D <0x00000070 0x40000000 0x00000000 0x00001000>; --=20 2.25.1 From nobody Sun Feb 8 05:13:15 2026 Received: from mail-oi1-f179.google.com (mail-oi1-f179.google.com [209.85.167.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 414E8364D4; Tue, 9 Jan 2024 09:17:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZKj4zOgC" Received: by mail-oi1-f179.google.com with SMTP id 5614622812f47-3bbb4806f67so2537329b6e.3; Tue, 09 Jan 2024 01:17:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1704791879; x=1705396679; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=H81WNcgEuRcj9vRkVpM+pIQnKvMNYSKJ0QdzyPMV5tY=; b=ZKj4zOgCH8+uLzg+PDBJGhVMtUfEadSN2V0z+eRezQaaTJCA03N+eZ70JgzY5y3Gtt FCvbPsub05fUOwFLp9HyzKakvZoXfd/Gg/Dw417abGo6njTxCE9r/VfE1CUJL8y784u4 qezh4n218VQT5j+CBRANKPYPf49O73CdiB9urjRqAhkMhkXTgRfvDugdbeAkWoARI+Ur D8HJgQqmVzr/+TQrmviozSJuOy+YykRHr+RDp0nIaZkzuo3z149Nulnfgs/LYh5oeELR +m3azzW/BentufQA79Ek1BQ833MHoiw4jpix6kG8PCYiPj7e229+MOxv3EYB1OrOCdpS zBFg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704791879; x=1705396679; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=H81WNcgEuRcj9vRkVpM+pIQnKvMNYSKJ0QdzyPMV5tY=; b=JxNeSmxecd+fvQiimQyCdCC6R99yao5f1PKgpJw/KP21eoHT00RDnByMv6ldS8o0PZ egllz0StrqdBwIidkSMsMU3rVpxmYHMMMxD0scKgVwT9gbQhQNvM60xJpovPIrlcHJZK vIyuw7OUo2j43XJ3UH5MPia8LX6qNv+6KGEtBwRh7wYp0pXPaVWhIOFlExQSSFH3qce/ j3PquDM4FWW/phP4QZjUdyvpmP957g3Ccf9GgfNmTQcf6e5S9taq3himfs4pIGp/y7T4 PbPG/kKqCUPROVnpo7L+AeYpnNsTvipqoXftzGHI6yUIxnsJfKKyZDMr5+yl49sRKPXq V1wQ== X-Gm-Message-State: AOJu0YwFJZ12QtYnNMNYI4fFcsWwsEekfDSZgScDPGqDSZexlJeGN5UT Isze1oW22vrh7ZFwCZRwzfc= X-Google-Smtp-Source: AGHT+IF9asNbyA9kkyAZ3O4yJzTefiBP0hcPNyNfOXkQmcM6Og0+Eno5oA4eW2Y9x802ozv6mjy78g== X-Received: by 2002:a05:6808:309c:b0:3bd:3fa9:426c with SMTP id bl28-20020a056808309c00b003bd3fa9426cmr235310oib.52.1704791879121; Tue, 09 Jan 2024 01:17:59 -0800 (PST) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id o14-20020a05680803ce00b003bbe0c5195csm276580oie.26.2024.01.09.01.17.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jan 2024 01:17:58 -0800 (PST) From: Chen Wang To: aou@eecs.berkeley.edu, chao.wei@sophgo.com, conor@kernel.org, krzysztof.kozlowski+dt@linaro.org, palmer@dabbelt.com, paul.walmsley@sifive.com, robh+dt@kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, guoren@kernel.org, jszhang@kernel.org, inochiama@outlook.com Cc: Chen Wang Subject: [PATCH 4/4] riscv: dts: add resets property for uart node Date: Tue, 9 Jan 2024 17:17:51 +0800 Message-Id: <18e1093a7f1357af7d9e9df12ede2e99725632e3.1704790558.git.unicorn_wang@outlook.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Add resets property for uart0 for completeness, although it is deasserted by default. Signed-off-by: Chen Wang --- arch/riscv/boot/dts/sophgo/sg2042.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/riscv/boot/dts/sophgo/sg2042.dtsi b/arch/riscv/boot/dts/s= ophgo/sg2042.dtsi index f59081d4f0ee..03266f216021 100644 --- a/arch/riscv/boot/dts/sophgo/sg2042.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2042.dtsi @@ -327,6 +327,7 @@ uart0: serial@7040000000 { clock-frequency =3D <500000000>; reg-shift =3D <2>; reg-io-width =3D <4>; + resets =3D <&rstgen RST_UART0>; status =3D "disabled"; }; }; --=20 2.25.1