From nobody Wed Oct 8 08:17:23 2025 Received: from FR4P281CU032.outbound.protection.outlook.com (mail-germanywestcentralazon11022143.outbound.protection.outlook.com [40.107.149.143]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6C54F28C2D0; Mon, 30 Jun 2025 14:57:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.149.143 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751295426; cv=fail; b=JCvAZbORZkqnIzwaKetaDAUdLiQMth1IPuSZIBKxOd/HhU1fbb0JGVZ/X6lN1uKYBB0DxICug+fOtL5WUcX58mc84RDzpKLQYGBvHUIXCRQUHA96wzs20KPr7ArlBEWfhVlRpVl+Bmvl/FIg/RLj4lO5qVa2Lpi1k7VKHxYjqNU= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751295426; c=relaxed/simple; bh=njpRyF/RzsfTuKBG8zqU9ocxCCR6ivmIyppzR7FHXFI=; h=From:To:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=V3rKCYb8xGG5V7N0YNKZjPPmxVZuJbigo39yoBz99o9ySWiWCuLjdE6Kihnljydvu+f6ffk+U9WLKSdhoACn/JPhkmfcWVM0szbj7FDsEdpEFUtGljr0E5MROWzRKS1HlNomM6sruMoARVqAsIIGp6UZgieEggkcNNbm3lXJqEk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com; spf=pass smtp.mailfrom=adtran.com; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b=d8kwsGKf; arc=fail smtp.client-ip=40.107.149.143 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=adtran.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b="d8kwsGKf" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=i0+reUC1uRZRjj5RwS4Ln9ZBVc+nCyfkO3fL9PCX933ZuO8TUeWkA0oiYZ0mO+CYTScUUr99QaOWcgWizAk8XvW8HvR1k4b4CMbTCCHBED3fdaP/3VhlR6Z2MMpGhTsyYSTgr5vUzPNSNz0DkJQ4jLa0FV8kaV4Nz/EkaUGS/y8tYQChojC47iaOoxMiRLC4aV82AYSZNO9bUrFyB/0XRtrdfxD08PnUOZoxpYYAUTf4m1XMatXUAE/vSa733YIzz88LqK65fuNgdKzEQzDP4ao/uBNMHFns//nT2ku5d0sDH1gtcv8ci34NSnbX5Z8xbAkw/FQ0h4wvcY08/leQpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=njpRyF/RzsfTuKBG8zqU9ocxCCR6ivmIyppzR7FHXFI=; b=PDnJETSI7GA3g8qJz9EubfqLlH2gPnphtxnHdoBwjFDdDhm/BaW9vuHUCh1AuzP3ucrHm+QO754K9DwqAVrdAG8Z5cKbjdTJNb55R7RD2wr6c341bisxluJB+3Cddu75uW+O2T3MzzbnUGmOI8o0+8/hFW1kRKz6gAp3aNgE4aUMauXkCeOcneRn8rnms1cSRym0PUUfdtMduF/va2nYLl+GKJDPdhml3BiqCtWMfdVauHq3mIxjtj18R37tBVDToF80ewUwpaqadTkH4oay4UHVLK5zZQvVIic1PUmrzWw4Qj4w75N+vPIAIEeWLi8iE976DVI8k2EUMUd9czHhaQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=adtran.com; dmarc=pass action=none header.from=adtran.com; dkim=pass header.d=adtran.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=adtran.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=njpRyF/RzsfTuKBG8zqU9ocxCCR6ivmIyppzR7FHXFI=; b=d8kwsGKf+CAB8QnHsqoXlG/YfRnu5Ivk0UUuSDTMWAQpOIm65qCGEL9E/6t+oczR7lUf2MlzJcfOZAHdhLCKMuX6Es+ciIs8VwjTl3/GsCPMpzHCdt2r2bqBkJEnVschoNxDVOKMlbZcpueFyTHGb/UaXVvSLQBLnSk6AOB1H6o= Received: from FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d18:2::26) by FR6P281MB3553.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:c4::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8880.32; Mon, 30 Jun 2025 14:57:01 +0000 Received: from FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM ([fe80::84a9:2a79:4c0d:e41a]) by FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM ([fe80::84a9:2a79:4c0d:e41a%3]) with mapi id 15.20.8880.021; Mon, 30 Jun 2025 14:57:01 +0000 From: Piotr Kubik To: Oleksij Rempel , Kory Maincent , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , "netdev@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: [PATCH net-next v4 1/2] dt-bindings: net: pse-pd: Add bindings for Si3474 PSE controller Thread-Topic: [PATCH net-next v4 1/2] dt-bindings: net: pse-pd: Add bindings for Si3474 PSE controller Thread-Index: AQHb6c88QGUnSQPOskKw69/rjkon+Q== Date: Mon, 30 Jun 2025 14:57:01 +0000 Message-ID: <7bffd0d0-e19d-4349-b9d8-10f6358a7db2@adtran.com> References: In-Reply-To: Accept-Language: pl-PL, en-US Content-Language: pl-PL X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=adtran.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: FR2PPF3DF8BD4D5:EE_|FR6P281MB3553:EE_ x-ms-office365-filtering-correlation-id: 8ae33fd8-b194-4cf9-a1c9-08ddb7e65edd x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|376014|7416014|366016|1800799024|38070700018|921020; x-microsoft-antispam-message-info: =?utf-8?B?MTNzZ3M2V3ludnFyWkJvcmV0VTFtdXN5cEgvWWFEbTJkNGVKYVphQlJPMFNw?= =?utf-8?B?VWVFc1BjK3I0Zkg4aU1SbjNaT0RUM2ZBQ000dGt6U1JHZmhwcjNtUGplaUNm?= =?utf-8?B?UmlkZWF1RjM5R25HYUI1bjhQR0pMMkZsdkxTS044dW5YUCsvZDRVWlQxMkE5?= =?utf-8?B?UGpJOWNFSWlwbjU5dnQ2OXRLZUtwR255UlNBOGV4Q1lLYncrUmoxMlhGNEor?= =?utf-8?B?Qkw3VWE5Snk1YUM0Q0RIZjA0eXIveWdGeXUvZUQrRkpOK243Nm13VzkxODJT?= =?utf-8?B?Nmh6QzI5QnRPRysvOE51T1g4VE8zNXV6bXJTZGQyTzBFMVFodlZMYzA2KytY?= =?utf-8?B?K3BiSGh6YnlyNzhGUkVtQVE0QktWTlR5RXRHV3VRTDUzc1k0NlkxRjNJNUNh?= =?utf-8?B?dklEQjM1dDdNbVYwOWxjSEx6amdvejBWekRnRlE5Z2JzOC9XZW9kU3JQNU92?= =?utf-8?B?S3VudFRUN0g0b1JYeGdZbDNxOHV3dnRPbWhxaXl0NURUWEpqL1MvQlU4OXBl?= =?utf-8?B?YTk1YTQwSGtGb3hKUDhUWFp6OHlkY21CbUhnZXBCdWxvS3hGR0M5Z1lvZW5H?= =?utf-8?B?VElDWi90TURSOEFheFJxdHJpWGR2NWpwUjhOUDZJK0U2ODMyOXlTU3EwNVI2?= =?utf-8?B?UExVbWM0aU9vZEhJSUJYcHpEQmlCNkY2OFVZbk5HeHNWRWpmb0cvUUhPMGVE?= =?utf-8?B?RThLNlFtUHNxTHp1TEUyVFJmZmVTK29hdityZUJKK2U5VGJSNzlISUc3UWhi?= =?utf-8?B?bmN2MEhrakluaGtXaUUwcnUxVDhqcVl6ajBIdFFOTHFrTW1lQk5FaE93b0Qz?= =?utf-8?B?MGp0ZDhEcTB4cm81V2hXRVMyaWJ1THc4UGJMcHdkclRmb0lFU2poYjZDdEhk?= =?utf-8?B?ak00QVViTng3TFVjeFlScml5N2VzTlRqSStvQUw5L2U0YkpVYnNmbWhTUUto?= =?utf-8?B?VHdyWUFVZ1JtN3VMQjUvL1gxWjRBdDRadmNWKzg2L1FuT3U1YkNtc3k1Umtr?= =?utf-8?B?ZFVxTlVkLy9tUUhZY3E2d2pGVXBqdVRYU0FZeEF2bW90ZUhIUTVNQ0lUWW5O?= =?utf-8?B?TXQvTXhIYUtGMGJWQmJKeGRIUjU0elA0VFJFMzg4Q1dSUDlBN3gwTDQyUU1P?= =?utf-8?B?Q0N5NldjY3JBakdBd21aYjUrN21DSkhJRm55VmRUTDNOVzBQcGhEaUhla0l3?= =?utf-8?B?ME9tWWZzOUxVNVRkNWp1d01KZ2J6V0lsbXh0bldrVC9rRjZoVjdVYXJQbHQz?= =?utf-8?B?ZmdKRUlwSU1ZWkQwNlZWR1BnTUhEcEV2dVlhckRmVmpEeTRnSFp5cFBHb3Bw?= =?utf-8?B?cmQwYkZNQnFHMUwzdWJaZUYxSy9FVmJUMVk5VmNiaGNhaDM3SDVyN1NsR0g4?= =?utf-8?B?ZE1Qc1FUN1dLeFcwL2lZZVg5L0k0SkNralFSaDBUQ0ZZU3JhNGVXS2taZU5v?= =?utf-8?B?NDFMdzh1aEFNRGZPQTlWZEttejQreDZZenphbGxZVGxxVFMzQkpnY2E1eFNx?= =?utf-8?B?WWhLS0kzOUZaWi9SMEVYa2ZNM0RzUXJnVTVPN3hjcE14QjA1WUpSWnRmMUlz?= =?utf-8?B?b2NVdDh1eU4yV09vNFZ0ei8veEpBZGgvZ1RTWThzTUJvQ3ZzSkZHUkczc29l?= =?utf-8?B?alg3WHFmQ3gzRGVUUE9ITUlVOGRVYkhzS29PMmE4TXlRWk01cW1MN09ac2h5?= =?utf-8?B?SmFmUUQxUFhTMExQRVlQYXpMR0lsb3RoLzdrbUxocWwrczlHREtKejE1YXdu?= =?utf-8?B?QWRvTnpLUytzOWdYN0tzYmxDNTFJTHcwcTI1WE9rOCtlZnYwN0lDa0xiRVZT?= =?utf-8?B?VkdJZDY3dVZZejJKanY2Uy9ybkR1TU16OWpDSVl5VkNJWTY1YUxsTjRIQlRR?= =?utf-8?B?ZVA4Tk9OY3NjaG0rZFBtZEZwT2JySms3NklRNE1LTmpoNUZHK2RFZU11d0ZM?= =?utf-8?Q?rMoeVhbDtUXk+qTKs813rzzLYffAGO/o?= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(366016)(1800799024)(38070700018)(921020);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?aFFZZzhXcHZZYWoxbkh4bG8vUWY4Zm9TUndKZVErTENSSDQ2QWVYUlhlbVJo?= =?utf-8?B?S2hKTHduV1dKaFFvK2ZWYjJ0SzZMbjdRTVo1ajMxbTdCdnRVWW4rK0NkNFhK?= =?utf-8?B?Yzh4ekc4dlRqOG5mcjJwRE1Sa3BVNUhCZWhUMUE5Q0ZEdmdWZGhhMXB6N2t2?= =?utf-8?B?K1pPOVdwcGplUGFjcEhXZ3Q1TE5pZk15WEVoVmVZdG5HbjVUTnBVVjJCR0c0?= =?utf-8?B?MDBEYWxLQytXWXdWSEY3V1lxdlp5RlJ4SXhpUi9qS3VhQzl1cTE0WENMT0xr?= =?utf-8?B?eUFEVGMxUko3WnFxUkRGK3dCRTZQNXB5Wldtc0p0RDJ6SUFXekZDN2lKanZN?= =?utf-8?B?bjBMeFM4c2x4T3VWRXRiN3FoRkkvKzNIK0p4ZjdBbmVpMC8vVGQ2R0xiN3RO?= =?utf-8?B?aWF6MHBGcEtyeWpuVHIxRlhLcERxZ2tDZmpqcmxJdjhQR25RNG5aa0FYOUFV?= =?utf-8?B?Um41a0t3VU83dm5jN0FQdjAxT3U2aE0zU2pUcWNPMWk0OGVMMVI4ZGV4RzdB?= =?utf-8?B?NDB2ekYxdEFVRmVxN2x0QVpUZjhXd0k2NXZpU2RkdHZLdHJlbWdwUHJNbk85?= =?utf-8?B?TGpFWjB2aldLZ0ROSE9vbmY2OUlhamFSTnRRZjRiRXRSSTI2bWgrc3h1REow?= =?utf-8?B?SjJSWERzMkQ2S0x6Y3QzOWJ4d1huQlBYenNFTXlSZDJEUjh0dHIxM29mMmNF?= =?utf-8?B?VzhNMzZnNmZTMGF4dktDS2JicVdKZDVOdUlQclkwOUZlenBGZ1MxWlYyQmt3?= =?utf-8?B?MytMeHJ6S0F6c0k5V0lrU3hBVCt3a0thRkZHM2lmckVZb1NPazMzMnlKN1ZO?= =?utf-8?B?bjcrOHl1NGhzMGUwRnNVMGJjVVA2ekVCN0lrcE1DTWd0bUo3SjRkWUFrb0xB?= =?utf-8?B?aEdoK3ZzemRPbDVzN1BRRUltT3laR1U3SjNLZExaejNPS3RwUDQvZC96SDFP?= =?utf-8?B?Z0ZpUUlxV0QreEJtVlRGcU82N2FXRDFNRFZRRlJrUGZHejF5Z0wvMHk0Y2J4?= =?utf-8?B?VWNGSEE4U1RaRXo0WmNIdWdvNkluQjh4RkhmWU1oRTY2UkFOOVV2S01pb28x?= =?utf-8?B?bFZOR3BVQzlOV3RnTnA2NmRlSm9rbFdLRWY4bFFLRUk3WUllOHJiTEdIZzd0?= =?utf-8?B?MnU2QURPWnl2Y0Y4djNFbjFPYnlBZlJobWxHOHpKTVR3TDFXb0F5TFBlK1hS?= =?utf-8?B?ejBLWTM3Ny9Oa3ZHczdLYVRTTDBLaFJHY2VuQnQ5ZWdiSlJjYlVFai9oNWhk?= =?utf-8?B?RnRTbEljSUVzWFlYNDAxdGtDaThyajFqRVYvWjdDYlpqWlp1ai9jQ3BGbW4x?= =?utf-8?B?VW41RThsTTRtTHFNQjlMYk9ZdmdDNlJpNytRVW5neU5rSG5yU2hDZjdsMzk3?= =?utf-8?B?cGk1dnlyNVFjNytKT3pva3UzS0RDUVpOT1ZwOVlNc3VWN1Nkem56MTJpdTN5?= =?utf-8?B?c2l2UlQwMDhuZWJ1bVl0MDhwVzlWNVhQVVFPdUNvZTFwN3FGbUZZUTJITksx?= =?utf-8?B?TU1IYi9EUVZGREdLNnVLOHpPNXQxZVBCblN1OHowYXVvZitZK1RjNE92d3Zv?= =?utf-8?B?Wms1UDl3ZUZWeXNlcDJPZ2tJZi81OUNvcGJ0bHE5d3Bya0QzZlRqMHpIVUlh?= =?utf-8?B?OWFtOEx2eWxTVUtyMTBNQTdwSlRXZVlmeDluVnRTY3ZCSWoyYko0R1ZDR3Uz?= =?utf-8?B?VDdPeFdvdkRtdmR1blh1MU5zd3Nia05paEZpVEs1TXVNelpQWVQydmVMUXBS?= =?utf-8?B?WFdEN0Y2Y2NoUS8rbklOanRUcjUxblpPN1JWTjlBNGtLZkRKdWZ1TE9MUFRh?= =?utf-8?B?MlloVWFFcDA5WWVEejlOaS9Oa2FFZ3ZwbG8xN3lpQ0NPaXMxTmlzRDZkVlli?= =?utf-8?B?T2VCL0Uzdm9LK2paaFZRME1DMm5XM2dpNnBibGpMZFZNVVVBTzJ6c2FGRmdi?= =?utf-8?B?OUh5M2ErWVZPdTZsWENHeFJDc1ZlU25aNWx1UnQ1c0R4Snd4VjMyQ3Y0ampK?= =?utf-8?B?UVpCQzAzTnVncCs4RzBiejA0Z2s2WEd0TnJkYWNvSVZBdDljN1dEOXloZGJr?= =?utf-8?B?VW52MTVSZldhSkRtL3o1cXE2K0FCcEtXakR6TW1Bb2U3ellxeDdSK0lvekhL?= =?utf-8?Q?lMbW6CrQEKdRNBw3GSQVGDuRN?= Content-Type: text/plain; charset="utf-8" Content-ID: <166CC09E87489A4DA62B442DBE5917B4@DEUP281.PROD.OUTLOOK.COM> Content-Transfer-Encoding: quoted-printable Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: adtran.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-Network-Message-Id: 8ae33fd8-b194-4cf9-a1c9-08ddb7e65edd X-MS-Exchange-CrossTenant-originalarrivaltime: 30 Jun 2025 14:57:01.8148 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 423946e4-28c0-4deb-904c-a4a4b174fb3f X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: BFoPCeXBc/S95eoEmT4UTrH+Kvwlm9b6g7Gt2VFnhqTU3yZE+hN+TPYK8xYF84KeaBtwWrfkHstIoABZWx7Rsg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: FR6P281MB3553 From: Piotr Kubik Add the Si3474 I2C Power Sourcing Equipment controller device tree bindings documentation. Signed-off-by: Piotr Kubik Reviewed-by: Krzysztof Kozlowski Reviewed-by: Kory Maincent --- .../bindings/net/pse-pd/skyworks,si3474.yaml | 144 ++++++++++++++++++ 1 file changed, 144 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/pse-pd/skyworks,s= i3474.yaml diff --git a/Documentation/devicetree/bindings/net/pse-pd/skyworks,si3474.y= aml b/Documentation/devicetree/bindings/net/pse-pd/skyworks,si3474.yaml new file mode 100644 index 000000000000..edd36a43a387 --- /dev/null +++ b/Documentation/devicetree/bindings/net/pse-pd/skyworks,si3474.yaml @@ -0,0 +1,144 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/net/pse-pd/skyworks,si3474.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Skyworks Si3474 Power Sourcing Equipment controller + +maintainers: + - Piotr Kubik + +allOf: + - $ref: pse-controller.yaml# + +properties: + compatible: + enum: + - skyworks,si3474 + + reg: + maxItems: 2 + + reg-names: + items: + - const: main + - const: secondary + + channels: + description: The Si3474 is a single-chip PoE PSE controller managing + 8 physical power delivery channels. Internally, it's structured + into two logical "Quads". + Quad 0 Manages physical channels ('ports' in datasheet) 0, 1, 2, 3 + Quad 1 Manages physical channels ('ports' in datasheet) 4, 5, 6, 7. + + type: object + additionalProperties: false + + properties: + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + patternProperties: + '^channel@[0-7]$': + type: object + additionalProperties: false + + properties: + reg: + maxItems: 1 + + required: + - reg + + required: + - "#address-cells" + - "#size-cells" + +required: + - compatible + - reg + - pse-pis + +unevaluatedProperties: false + +examples: + - | + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethernet-pse@26 { + compatible =3D "skyworks,si3474"; + reg-names =3D "main", "secondary"; + reg =3D <0x26>, <0x27>; + + channels { + #address-cells =3D <1>; + #size-cells =3D <0>; + phys0_0: channel@0 { + reg =3D <0>; + }; + phys0_1: channel@1 { + reg =3D <1>; + }; + phys0_2: channel@2 { + reg =3D <2>; + }; + phys0_3: channel@3 { + reg =3D <3>; + }; + phys0_4: channel@4 { + reg =3D <4>; + }; + phys0_5: channel@5 { + reg =3D <5>; + }; + phys0_6: channel@6 { + reg =3D <6>; + }; + phys0_7: channel@7 { + reg =3D <7>; + }; + }; + pse-pis { + #address-cells =3D <1>; + #size-cells =3D <0>; + pse_pi0: pse-pi@0 { + reg =3D <0>; + #pse-cells =3D <0>; + pairset-names =3D "alternative-a", "alternative-b"; + pairsets =3D <&phys0_0>, <&phys0_1>; + polarity-supported =3D "MDI-X", "S"; + vpwr-supply =3D <®_pse>; + }; + pse_pi1: pse-pi@1 { + reg =3D <1>; + #pse-cells =3D <0>; + pairset-names =3D "alternative-a", "alternative-b"; + pairsets =3D <&phys0_2>, <&phys0_3>; + polarity-supported =3D "MDI-X", "S"; + vpwr-supply =3D <®_pse>; + }; + pse_pi2: pse-pi@2 { + reg =3D <2>; + #pse-cells =3D <0>; + pairset-names =3D "alternative-a", "alternative-b"; + pairsets =3D <&phys0_4>, <&phys0_5>; + polarity-supported =3D "MDI-X", "S"; + vpwr-supply =3D <®_pse>; + }; + pse_pi3: pse-pi@3 { + reg =3D <3>; + #pse-cells =3D <0>; + pairset-names =3D "alternative-a", "alternative-b"; + pairsets =3D <&phys0_6>, <&phys0_7>; + polarity-supported =3D "MDI-X", "S"; + vpwr-supply =3D <®_pse>; + }; + }; + }; + }; --=20 2.43.0 From nobody Wed Oct 8 08:17:23 2025 Received: from FR4P281CU032.outbound.protection.outlook.com (mail-germanywestcentralazon11022128.outbound.protection.outlook.com [40.107.149.128]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 788F828C2C2; Mon, 30 Jun 2025 14:57:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.149.128 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751295435; cv=fail; b=a77+mIdREAf10QUOPhqikCOjzVpHSua/V3n04oCFd2FZn31AtmvVbY0alXSNQJwnh5pKMdsLc8HwKpJW820O3ngWhv7gDXis4xz6cnUNa9pOGVakHys+dy87hIz1bb+4Tm/Mw3CCNt4DnIOR+OWkhmYDxVKvhIRTUcS00LeRWzI= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751295435; c=relaxed/simple; bh=c5UCr5WnPyYbx1MJh1T0/TVTMO23pkHpQLfW1X4Upq0=; h=From:To:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=IGU7rdJtT/yBWp1H9Lp9/3xUoOi13Q1ECb/Va/QXryShEn9Uhy5A0ry4johh34Lv/b2U8dS/0UBDfAVnnt0OfFBM9XkxhF/nGnIy5vc5jFeWRRJHg0wglXbdLzx7r5mXeWqB+fnUy75fgwrS7vQ3AWlWebFRRS1DLZkLEbcBXrI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com; spf=pass smtp.mailfrom=adtran.com; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b=m3btMCt1; arc=fail smtp.client-ip=40.107.149.128 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=adtran.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b="m3btMCt1" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=EEq4oEx3+Dn/n3nGatlPt3f66MC6aziyye/LpabebUBIfFAnZmol6/lsoY1Q1YHDR2Atg8INv3FYrloRpsK5s7+s+xCa+ARSuY6/ww0VFTNVtayuiEBaEi5l1OpyhHe3Buyv7EnFnmcK7OwltVA+0Sk7TJ6WXxcCoqOPmTldn6GMvSeXLJP7M/hrcFQ6ytxyw70EJh+J8JR6wM1ZoMpjb4wqx22YtHG38TWZgatXptILYtIM6Jz0wtQoweHWPnEidT/9zVGxFf++tK4ZC5WtNMgVOUAqmPG92k0MAjwz2/nXiW0m7TW6oaItc7JHrZd5jO4xi3Bt+QMpG/BqjaPTfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=c5UCr5WnPyYbx1MJh1T0/TVTMO23pkHpQLfW1X4Upq0=; b=jCANURpVOcDZj6PAyBl/CP6C9ffXmy0dA+Y6avfB+JWiTKJ7BpFG4LauF2BHH10zgSqbUxt1wWZZXhQQ7GsAvLt4rBwKSxHTC9L6SV5LKN6XSC2qRWIlEDeU7l0ylfcnP/ABZ1LC2GwPvenfFkIrp/EYetjW4/WyNTUxQdsy4vHWFZ7UB/RTUCoxqWq56ZpANREcXUzXxzEw1RCaHZMkdA0lMjT6uZl+0Hije0g0Nm7dxPTrL7GGeYQBsRBAzg+bLf5B/3vc/AjRTusBqfePXxdR1+FD/jKaOUj+gydWSyOJjRfc5TvWr98NfK2qWWlfN3PGvTQYiz77VFlieu4RDQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=adtran.com; dmarc=pass action=none header.from=adtran.com; dkim=pass header.d=adtran.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=adtran.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=c5UCr5WnPyYbx1MJh1T0/TVTMO23pkHpQLfW1X4Upq0=; b=m3btMCt1ba0bqcQrRFPRztlUJCW9OCk1VxXf12R1nUUcKrnbTPSLd5QVjxHXKNfo9VAOzvqX8CKnqAn7zcfpXRedmjA3uDR1UiX2ukBaFdqPixHWHQ0iM81rnJItNEAPjgz/OfZdJBPRLSW0W7LeX7MajWxmurkLcpCfJBCwDxk= Received: from FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d18:2::26) by FR0P281MB2381.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:20::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8880.30; Mon, 30 Jun 2025 14:57:09 +0000 Received: from FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM ([fe80::84a9:2a79:4c0d:e41a]) by FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM ([fe80::84a9:2a79:4c0d:e41a%3]) with mapi id 15.20.8880.021; Mon, 30 Jun 2025 14:57:09 +0000 From: Piotr Kubik To: Oleksij Rempel , Kory Maincent , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , "netdev@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: [PATCH net-next v4 2/2] net: pse-pd: Add Si3474 PSE controller driver Thread-Topic: [PATCH net-next v4 2/2] net: pse-pd: Add Si3474 PSE controller driver Thread-Index: AQHb6c9Bv8QLKM0ymEGXKYbORIbsKg== Date: Mon, 30 Jun 2025 14:57:09 +0000 Message-ID: <4e55abda-ba02-4bc9-86e6-97c08e4e4a2d@adtran.com> References: In-Reply-To: Accept-Language: pl-PL, en-US Content-Language: pl-PL X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=adtran.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: FR2PPF3DF8BD4D5:EE_|FR0P281MB2381:EE_ x-ms-office365-filtering-correlation-id: 3cc4a995-3059-4c1f-727a-08ddb7e6639a x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|1800799024|366016|7416014|376014|921020|38070700018; x-microsoft-antispam-message-info: =?utf-8?B?Z0ZXOWlzRTJoZHhzWmdsWnZhZGN6WTBwclJxMW9HYTI2SlNDNzNwNTYxT0dE?= =?utf-8?B?QTZCSVNMendlWnJxSEpUS0RaQWJXeVF3OEZoUTRaOU5JR0pCK0d6ZUh3ZElG?= =?utf-8?B?Y3E3cnFRQU5idVZJZ0xvNFl2MDFiZXZoN2RXcFd1NmlPOGpxZmNoaDRTbUV0?= =?utf-8?B?anA4VkUrU1REMGxPVWVhSHY1MHNYcFRHTnlvRTNpZHVVa1FNcGVCNys3eGts?= =?utf-8?B?UnBxaytvSkxDSXRkTFJZSFRrYURUbGVTOHp4cGQwelJHN0t3SmFBQ2VlR2lj?= =?utf-8?B?ZmtVWElRRkxOZHJ1dEFTU3FpdjhscWhic2xTVVBuWEUrVTkyeEx2MndLaE1D?= =?utf-8?B?UzF3WitydFU1WFk2UWtWek1yb2NDUUpkam9xbmZTRThnNDA2dmRIczVrQ0Vk?= =?utf-8?B?MkVHT2NMOEs4WmMxL1gyYW02cFhQUlpNRkloS2F2NkI0blh1bThRL1g0TFdC?= =?utf-8?B?TDFNS2pYTEllaGkyRVBqZWVvY2EzbUdYVzd3LzQ4Z1BKekxtdzVxVXZRQnVa?= =?utf-8?B?YzZPejI5ZThNcVh3WDg4eHc1dmI2dFd4RHpqdG84Nk9GRVVHUFVzM3FCMzB0?= =?utf-8?B?bnE3MjBmblZQNlVDVTJjdEdEZUdmam5pK3k3dnlYR0plMDlPVVdpdHZmLzdn?= =?utf-8?B?d090bytoVWpwbk5nTFd4YjRxbi9oMG5oSDJGL1FKMmxJL1p1WlRkVm5ybWFH?= =?utf-8?B?blhUOUUvQXRCQytyTFh3NEw0TGFNWjJ1L1NkOGwxTVJMaFFrcGdmcjZRNngz?= =?utf-8?B?THRPSjZ3M3lKZ0IzVFQxeEdJNFU0SGxxMFAyRE41Rmtja1JSbXRRZTcvSEs1?= =?utf-8?B?WldiYVpPSW9jeldYS3V1bDIvcU5WUXY5S3VFVGRZbjhtb3FEamJmTHp3ZEh1?= =?utf-8?B?TnFaLzFBcjBlNXZBOEZmYVhpdjdpRER4S0Z3MklON3NUWEpXTGZ5UkJEWDlY?= =?utf-8?B?a2laUmVKV2d6cGMxVlFpV2lIMnZ1dHVLbk5CTGZ1UjFzRTR2aG95d05vekkr?= =?utf-8?B?M2EvK0dBc00zbjRsMUFEcTZFdEVGY1dlMk12RzBXNlVmYUFTemVWaHRkZVBp?= =?utf-8?B?YnE1cUVPNnBXeURVSFd1NVIvbUY0L2Z4YXBDSUhqdlZGTTZiMi91VUhveHZU?= =?utf-8?B?SjV3MEFxdUFVcHJ6VnhKcEtNQjRJbTZCWEVLMGNWQ2MwYmcra1BhUXgxRXZS?= =?utf-8?B?ZkZ3K3c1NGFJTVRpTHUrR216THhOeHVIWkg0SVY2YURtSmJsbUNaUXFPSUtX?= =?utf-8?B?TE9ianJTMTlLaXFUaEV6Q2VKL3VHRmFQOVIvRUsvSS9vdkpocENSd1dHWm81?= =?utf-8?B?UEdCMTEvZDQwNThHR2Q1bWhaSE5SVWwrb1g1b1BGYkhML2JqL2tsTjhtQi9j?= =?utf-8?B?Mjh3eUZLQzRZMVNuaEZ0akF6c3FqWjcxQWRjSkxrcFdzOUxrT21KbFFZSjFP?= =?utf-8?B?SWNoNElJNVdTWXBsbStyTVU1dHZFNjZuNHIwQkpvcTdvRDdpMk1CUDNxOFRM?= =?utf-8?B?YWlaS2RmempwOTJDMFhYellTcEEzTUxuSnZYcGpralFmSjROTHdqZ0Q0QXFE?= =?utf-8?B?NzJJZmNIVkhZcjdJeE1DVTJ2ZHl3QndsWDdvOXRHVXlSOU01UWdmQURTVEJQ?= =?utf-8?B?cnk4cmI3Wk54MlYxbGk3WE9YU2ZqMFVubUpUTU9HbEFKTTd1cGhmNWZPZDFu?= =?utf-8?B?Y3g5OTBiaVJ2VTVWOXhFVFZXcXVTcElldVpNOExkbWJpU3RWNFM4SUphZEE4?= =?utf-8?B?YnlWaWpzOWI5N0RvdjYrK2FHMlc4bElWVFRDcmhwVzM5aW9nMEZ6Z2l4UGNU?= =?utf-8?B?OWx1eUFqaHNBeFV2dC8vRkFERjhReVFYYzZFS3ZuZXpPZzYzRS9YQ1BLeWtY?= =?utf-8?B?LyttdVZkbGtKM0FMSkxWTGVzT0hlRkxIZGlFcHFsRUdSSjRFZ0F1RGpCY0d5?= =?utf-8?B?S0dwaWlqalZIRDBVMm9TaDA3Y3hOMnMyRjI0MmVkR05CTGZITnBVUGorbnNu?= =?utf-8?Q?eRjTXWNDLuxUKNzM+KsSeAvnIlzoqA=3D?= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(7416014)(376014)(921020)(38070700018);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?emg5TVhoRG5DNmdhZE5aWFRlQll5TTVYem5xSVZGdXFvV3ZoWENKRjU4YmxB?= =?utf-8?B?M2paUDIyUUVjQkFlNkF2STlrZHk2d0tDYnFvaitGMHRkUkZJT3NLYmVSUEUy?= =?utf-8?B?dFh6UTY5R1hObXAzVGtPdFhMMzUxWGd6MW4vQjFwN3ljNU96cjZMenR1NFQ0?= =?utf-8?B?NjZReW9mUUt0VjNXMWQ2RWNZNEV1TldTTWdJZWsxVGxUSWxZRzhLYWR5WWFu?= =?utf-8?B?ZVdzR05DQ1N1R1JZc2JBQ3dBRjdleHM4S28wL3F0b1BTTzExbmlBa3BZSFdB?= =?utf-8?B?Y0FEK0JIL21DU3Uzckk1K0ZHOWdUSWJxQWN1aGxaSDZhS3J1WWluZGgxYzBu?= =?utf-8?B?ZlZkQmFqRGdsYTE5ckYxL0lha1doS2Z0TUc0dk9yOE1CK2dYL0Q1cjZvOFk4?= =?utf-8?B?c0I0cVlUdGZwMktLdVhJU1o4OHFHRHNGMHoxYno0Z29VcFJaWDRaaTlyR3RU?= =?utf-8?B?RVl1bVYvU1pjWVI4d2tRejBNNVZlNm1ydDJQUGZaUWMxRkRQS2x2QTk1VjQv?= =?utf-8?B?eU1jcmYyNE9oMUtWeWwwd3VvbWhPdjJjVXhaVWZxQXBTcFlhdEVFMGZTWDJE?= =?utf-8?B?bUFvM1RMMDhNV0tEQVk5RUk2cEhLc3BsVGVCd2p3bi9ZckhrVnBnT3h4b01n?= =?utf-8?B?ZUxiYktPRnRPbzZFbWpNcVpTbU5wZVFCN1JZR0lSc29xY3p5aHdwc1k1WDN2?= =?utf-8?B?emhzanplbnVhUnFUSHYrZm1rS2dLRFVtSU1id1JKbzFnMndIZ0FzRWQwa0J5?= =?utf-8?B?V3NueStxZWpVWGFERFNSUDhhelhHZFpCQjNtaUlqaTFsa2dDV1ZNNk5EcWpW?= =?utf-8?B?bWNaODNiOXlTc2VpU0xUTDNrMUhMc0pZUGJjYmZvUmhnVHUzWUx4K1FiOHAr?= =?utf-8?B?SlBnZVRnMDZTVThzU202YmIwdys5NnU3OEVlNmxNYkdJMkIzaTFWU3FLcE0w?= =?utf-8?B?M215UnpmeDNNVkdwK3dqK1pya21LTHVvV2JRNGFDUzFocHVLYUMvdXU2OUQx?= =?utf-8?B?YnNaM2U5M2V6UDFybGlrSUhZaXdDZi9XbGU3eTE2WEFlOUZKbG1TWTMyWk9m?= =?utf-8?B?YUJsVjZUUHBCMFNlRk5VRlV6OGd6ZktsZlM3YUhkYWdoc3d5OXczZ3ZDZmEz?= =?utf-8?B?clFURk1WMnIrNUIxQ3IzYUdPNFpiMDU1Rm00WFNSSktGYkhSRGFUcko2WFZN?= =?utf-8?B?eVlTaDRGTWpUN3FaUjBJUTBwL0JaMkt4L2lGK2hIdUFhTW5Gam5FR1Q2TUlN?= =?utf-8?B?cE4vWW1naHMyR2MvbWJNeFVsTXZnREFQQWlQT3Nub1NJazErRUxRdVJaU1pE?= =?utf-8?B?QWxLUGU1SGNoRms4UFhjNWxWdmFBRjd0aFB4SkpFbDBFWVp5bUIxVDZieURx?= =?utf-8?B?U2N4RnJLN2ZNQjdVSk5kTUJuS2pYd1V0aFA0L2V0ZkdXQUs0RlNtb3lPNURS?= =?utf-8?B?bTRubGlxVkN2aklkcUV0QUc3b2pTNC9rVElCYzYwZEZ0WUhuL1JQWTRhL3Ru?= =?utf-8?B?Rjd6bzBGVk1YVkVBcHBVUWNkZ3lxUE9FWlYyRVI1MWpOODk2RVlkckFVZllB?= =?utf-8?B?SUVFTFh1VjBCM3dKSHo3RHZUcnd1TlRmWFFPZnMyK2lWQXJuZTltSlp6RVVG?= =?utf-8?B?TE5pZWxWUGEySkNoTXJCeUNZZWt3K1dUQlYyWWkzcU5MTzdRS3FtV1B0V1FP?= =?utf-8?B?NzZ6VVEyTkszRlBHUm43eENoOTM2SzMzbXVlWmw2SCtxN1IwN1JBVFpiM3Rp?= =?utf-8?B?b2VBMHJHRktweHU1THRFRzFwZlMyek5SdzJ2WkJwNjZGUXY0OGxxMXRFRkI2?= =?utf-8?B?WU1hdkdJeThkeDFCK2xoS1F5b2ZXWk9CNlZSWkk0RTZac0tkcVZSNFdjZ00w?= =?utf-8?B?QXJxZ2ZhT1YxcUNqeU5EUXVobEVaQWxzdnh4WGhMTkxUU1JIeXZrblRoRW1u?= =?utf-8?B?MFBJOXJiSTRnVVArZVJHMnVzWE5MQ2NLQitjSkl2ZUNTZTI0a2licnZLaXpq?= =?utf-8?B?MmFtREh6NEFNNEZWbnljN2JqZTBZcHp6bGJYRmNCZS9FZDdKYzhFRlVRNVpk?= =?utf-8?B?NXVOYStaRVJjamdlcDFtalAveEp0a05XelZEbW1YbjNJTGJNSFU0VFM0U0dK?= =?utf-8?Q?uJJM3MQbwBLWbNRZuRg9WmfVP?= Content-Type: text/plain; charset="utf-8" Content-ID: <3F5C4C1679D6FE479B6FBB7963C4616C@DEUP281.PROD.OUTLOOK.COM> Content-Transfer-Encoding: quoted-printable Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: adtran.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: FR2PPF3DF8BD4D5.DEUP281.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-Network-Message-Id: 3cc4a995-3059-4c1f-727a-08ddb7e6639a X-MS-Exchange-CrossTenant-originalarrivaltime: 30 Jun 2025 14:57:09.7792 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 423946e4-28c0-4deb-904c-a4a4b174fb3f X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: u724QnWQQgf+7/SVi1lIx7EraQyixNPZkGukWnECLyrDOZFHW58XbcEPrDw9Kvv9Rape88bFCvtBMxASScS3lw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: FR0P281MB2381 From: Piotr Kubik Add a driver for the Skyworks Si3474 I2C Power Sourcing Equipment controller. Driver supports basic features of Si3474 IC: - get port status, - get port power, - get port voltage, - enable/disable port power. Only 4p configurations are supported at this moment. Signed-off-by: Piotr Kubik --- drivers/net/pse-pd/Kconfig | 11 + drivers/net/pse-pd/Makefile | 1 + drivers/net/pse-pd/si3474.c | 584 ++++++++++++++++++++++++++++++++++++ 3 files changed, 596 insertions(+) create mode 100644 drivers/net/pse-pd/si3474.c diff --git a/drivers/net/pse-pd/Kconfig b/drivers/net/pse-pd/Kconfig index 7fab916a7f46..7ef29657ee5d 100644 --- a/drivers/net/pse-pd/Kconfig +++ b/drivers/net/pse-pd/Kconfig @@ -32,6 +32,17 @@ config PSE_PD692X0 To compile this driver as a module, choose M here: the module will be called pd692x0. =20 +config PSE_SI3474 + tristate "Si3474 PSE controller" + depends on I2C + help + This module provides support for Si3474 regulator based Ethernet + Power Sourcing Equipment. + Only 4-pair PSE configurations are supported. + + To compile this driver as a module, choose M here: the + module will be called si3474. + config PSE_TPS23881 tristate "TPS23881 PSE controller" depends on I2C diff --git a/drivers/net/pse-pd/Makefile b/drivers/net/pse-pd/Makefile index 9d2898b36737..cc78f7ea7f5f 100644 --- a/drivers/net/pse-pd/Makefile +++ b/drivers/net/pse-pd/Makefile @@ -5,4 +5,5 @@ obj-$(CONFIG_PSE_CONTROLLER) +=3D pse_core.o =20 obj-$(CONFIG_PSE_REGULATOR) +=3D pse_regulator.o obj-$(CONFIG_PSE_PD692X0) +=3D pd692x0.o +obj-$(CONFIG_PSE_SI3474) +=3D si3474.o obj-$(CONFIG_PSE_TPS23881) +=3D tps23881.o diff --git a/drivers/net/pse-pd/si3474.c b/drivers/net/pse-pd/si3474.c new file mode 100644 index 000000000000..a12b55aec04a --- /dev/null +++ b/drivers/net/pse-pd/si3474.c @@ -0,0 +1,584 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Driver for the Skyworks Si3474 PoE PSE Controller + * + * Chip Architecture & Terminology: + * + * The Si3474 is a single-chip PoE PSE controller managing 8 physical power + * delivery channels. Internally, it's structured into two logical "Quads". + * + * Quad 0: Manages physical channels ('ports' in datasheet) 0, 1, 2, 3 + * Quad 1: Manages physical channels ('ports' in datasheet) 4, 5, 6, 7 + * + * Each Quad is accessed via a separate I2C address. The base address rang= e is + * set by hardware pins A1-A4, and the specific address selects Quad 0 (us= ually + * the lower/even address) or Quad 1 (usually the higher/odd address). + * See datasheet Table 2.2 for the address mapping. + * + * While the Quads manage channel-specific operations, the Si3474 package = has + * several resources shared across the entire chip: + * - Single RESETb input pin. + * - Single INTb output pin (signals interrupts from *either* Quad). + * - Single OSS input pin (Emergency Shutdown). + * - Global I2C Address (0x7F) used for firmware updates. + * - Global status monitoring (Temperature, VDD/VPWR Undervoltage Lockout). + * + * Driver Architecture: + * + * To handle the mix of per-Quad access and shared resources correctly, th= is + * driver treats the entire Si3474 package as one logical device. The driv= er + * instance associated with the primary I2C address (Quad 0) takes ownersh= ip. + * It discovers and manages the I2C client for the secondary address (Quad= 1). + * This primary instance handles shared resources like IRQ management and + * registers a single PSE controller device representing all logical PIs. + * Internal functions route I2C commands to the appropriate Quad's i2c_cli= ent + * based on the target channel or PI. + * + * Terminology Mapping: + * + * - "PI" (Power Interface): Refers to the logical PSE port as defined by + * IEEE 802.3 (typically corresponds to an RJ45 connector). This is the + * `id` (0-7) used in the pse_controller_ops. + * - "Channel": Refers to one of the 8 physical power control paths within + * the Si3474 chip itself (hardware channels 0-7). This terminology is + * used internally within the driver to avoid confusion with 'ports'. + * - "Quad": One of the two internal 4-channel management units within the + * Si3474, each accessed via its own I2C address. + * + * Relationship: + * - A 2-Pair PoE PI uses 1 Channel. + * - A 4-Pair PoE PI uses 2 Channels. + * + * ASCII Schematic: + * + * +-----------------------------------------------------+ + * | Si3474 Chip | + * | | + * | +---------------------+ +---------------------+ | + * | | Quad 0 | | Quad 1 | | + * | | Channels 0, 1, 2, 3 | | Channels 4, 5, 6, 7 | | + * | +----------^----------+ +-------^-------------+ | + * | I2C Addr 0 | | I2C Addr 1 | + * | +------------------------+ | + * | (Primary Driver Instance) (Managed by Primary) | + * | | + * | Shared Resources (affect whole chip): | + * | - Single INTb Output -> Handled by Primary | + * | - Single RESETb Input | + * | - Single OSS Input -> Handled by Primary | + * | - Global I2C Addr (0x7F) for Firmware Update | + * | - Global Status (Temp, VDD/VPWR UVLO) | + * +-----------------------------------------------------+ + * | | | | | | | | + * Ch0 Ch1 Ch2 Ch3 Ch4 Ch5 Ch6 Ch7 (Physical Channels) + * + * Example Mapping (Logical PI to Physical Channel(s)): + * * 2-Pair Mode (8 PIs): + * PI 0 -> Ch 0 + * PI 1 -> Ch 1 + * ... + * PI 7 -> Ch 7 + * * 4-Pair Mode (4 PIs): + * PI 0 -> Ch 0 + Ch 1 (Managed via Quad 0 Addr) + * PI 1 -> Ch 2 + Ch 3 (Managed via Quad 0 Addr) + * PI 2 -> Ch 4 + Ch 5 (Managed via Quad 1 Addr) + * PI 3 -> Ch 6 + Ch 7 (Managed via Quad 1 Addr) + * (Note: Actual mapping depends on Device Tree and PORT_REMAP config) + */ + +#include +#include +#include +#include +#include + +#define SI3474_MAX_CHANS 8 + +#define MANUFACTURER_ID 0x08 +#define IC_ID 0x05 +#define SI3474_DEVICE_ID (MANUFACTURER_ID << 3 | IC_ID) + +/* Misc registers */ +#define VENDOR_IC_ID_REG 0x1B +#define TEMPERATURE_REG 0x2C +#define FIRMWARE_REVISION_REG 0x41 +#define CHIP_REVISION_REG 0x43 + +/* Main status registers */ +#define POWER_STATUS_REG 0x10 +#define PORT_MODE_REG 0x12 +#define DETECT_CLASS_ENABLE_REG 0x14 + +/* PORTn Current */ +#define PORT1_CURRENT_LSB_REG 0x30 + +/* PORTn Current [mA], return in [nA] */ +/* 1000 * ((PORTn_CURRENT_MSB << 8) + PORTn_CURRENT_LSB) / 16384 */ +#define SI3474_NA_STEP (1000 * 1000 * 1000 / 16384) + +/* VPWR Voltage */ +#define VPWR_LSB_REG 0x2E +#define VPWR_MSB_REG 0x2F + +/* PORTn Voltage */ +#define PORT1_VOLTAGE_LSB_REG 0x32 + +/* VPWR Voltage [V], return in [uV] */ +/* 60 * (( VPWR_MSB << 8) + VPWR_LSB) / 16384 */ +#define SI3474_UV_STEP (1000 * 1000 * 60 / 16384) + +/* Helper macros */ +#define CHAN_IDX(chan) ((chan) % 4) +#define CHAN_BIT(chan) BIT(CHAN_IDX(chan)) +#define CHAN_UPPER_BIT(chan) BIT(CHAN_IDX(chan) + 4) + +#define CHAN_MASK(chan) (0x03U << (2 * CHAN_IDX(chan))) +#define CHAN_REG(base, chan) ((base) + (CHAN_IDX(chan) * 4)) + +struct si3474_pi_desc { + u8 chan[2]; + bool is_4p; +}; + +struct si3474_priv { + struct i2c_client *client[2]; + struct pse_controller_dev pcdev; + struct device_node *np; + struct si3474_pi_desc pi[SI3474_MAX_CHANS]; +}; + +static struct si3474_priv *to_si3474_priv(struct pse_controller_dev *pcdev) +{ + return container_of(pcdev, struct si3474_priv, pcdev); +} + +static inline void si3474_get_channels(struct si3474_priv *priv, int id, + u8 *chan0, u8 *chan1) +{ + *chan0 =3D priv->pi[id].chan[0]; + *chan1 =3D priv->pi[id].chan[1]; +} + +static inline struct i2c_client *si3474_get_chan_client(struct si3474_priv= *priv, + u8 chan) +{ + return (chan < 4) ? priv->client[0] : priv->client[1]; +} + +static int si3474_pi_get_admin_state(struct pse_controller_dev *pcdev, int= id, + struct pse_admin_state *admin_state) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + bool is_enabled =3D false; + u8 chan0, chan1; + s32 ret; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) { + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_UNKNOWN; + return ret; + } + + is_enabled =3D ((ret & CHAN_MASK(chan0)) | + (ret & CHAN_MASK(chan1))) !=3D 0; + + if (is_enabled) + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_ENABLED; + else + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_DISABLED; + + return 0; +} + +static int si3474_pi_get_pw_status(struct pse_controller_dev *pcdev, int i= d, + struct pse_pw_status *pw_status) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + bool delivering =3D false; + u8 chan0, chan1; + s32 ret; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + ret =3D i2c_smbus_read_byte_data(client, POWER_STATUS_REG); + if (ret < 0) { + pw_status->c33_pw_status =3D ETHTOOL_C33_PSE_PW_D_STATUS_UNKNOWN; + return ret; + } + + delivering =3D (ret & (CHAN_UPPER_BIT(chan0) | + CHAN_UPPER_BIT(chan1))) !=3D 0; + + if (delivering) + pw_status->c33_pw_status =3D + ETHTOOL_C33_PSE_PW_D_STATUS_DELIVERING; + else + pw_status->c33_pw_status =3D ETHTOOL_C33_PSE_PW_D_STATUS_DISABLED; + + return 0; +} + +static int si3474_get_of_channels(struct si3474_priv *priv) +{ + struct pse_pi *pi; + u8 pi_no; + u32 chan_id; + s32 ret; + + for (pi_no =3D 0; pi_no < SI3474_MAX_CHANS; pi_no++) { + pi =3D &priv->pcdev.pi[pi_no]; + u8 pairset_no; + + for (pairset_no =3D 0; pairset_no < 2; pairset_no++) { + if (!pi->pairset[pairset_no].np) + continue; + + ret =3D of_property_read_u32(pi->pairset[pairset_no].np, + "reg", &chan_id); + if (ret) { + dev_err(&priv->client[0]->dev, + "Failed to read channel reg property\n"); + return ret; + } + if (chan_id > SI3474_MAX_CHANS) { + dev_err(&priv->client[0]->dev, + "Incorrect channel number: %d\n", chan_id); + return ret; + } + + priv->pi[pi_no].chan[pairset_no] =3D chan_id; + /* Mark as 4-pair if second pairset is present */ + priv->pi[pi_no].is_4p =3D (pairset_no =3D=3D 1); + } + } + + return 0; +} + +static int si3474_setup_pi_matrix(struct pse_controller_dev *pcdev) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + s32 ret; + + ret =3D si3474_get_of_channels(priv); + if (ret < 0) { + dev_warn(&priv->client[0]->dev, + "Unable to parse DT PSE power interface matrix\n"); + } + return ret; +} + +static int si3474_pi_enable(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + u8 val =3D 0; + s32 ret; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + /* Release PI from shutdown */ + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) + return ret; + + val =3D (u8)ret; + val |=3D CHAN_MASK(chan0); + val |=3D CHAN_MASK(chan1); + + ret =3D i2c_smbus_write_byte_data(client, PORT_MODE_REG, val); + if (ret) + return ret; + + /* DETECT_CLASS_ENABLE must be set when using AUTO mode, + * otherwise PI does not power up - datasheet section 2.10.2 + */ + val =3D (CHAN_BIT(chan0) | CHAN_UPPER_BIT(chan0) | + CHAN_BIT(chan1) | CHAN_UPPER_BIT(chan1)); + ret =3D i2c_smbus_write_byte_data(client, DETECT_CLASS_ENABLE_REG, val); + if (ret) + return ret; + + return 0; +} + +static int si3474_pi_disable(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + u8 val =3D 0; + s32 ret; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + /* Set PI in shutdown mode */ + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) + return ret; + + val =3D (u8)ret; + val &=3D ~(CHAN_MASK(chan0)); + val &=3D ~(CHAN_MASK(chan1)); + + ret =3D i2c_smbus_write_byte_data(client, PORT_MODE_REG, val); + if (ret) + return ret; + + return 0; +} + +static int si3474_pi_get_chan_current(struct si3474_priv *priv, u8 chan) +{ + struct i2c_client *client; + s32 ret; + u8 reg; + u64 tmp_64; + + client =3D si3474_get_chan_client(priv, chan); + + /* Registers 0x30 to 0x3d */ + reg =3D CHAN_REG(PORT1_CURRENT_LSB_REG, chan); + + ret =3D i2c_smbus_read_word_data(client, reg); + if (ret < 0) + return ret; + + tmp_64 =3D ret * SI3474_NA_STEP; + + /* uA =3D nA / 1000 */ + tmp_64 =3D DIV_ROUND_CLOSEST_ULL(tmp_64, 1000); + return (int)tmp_64; +} + +static int si3474_pi_get_chan_voltage(struct si3474_priv *priv, u8 chan) +{ + struct i2c_client *client; + s32 ret; + u8 reg; + u32 val; + + client =3D si3474_get_chan_client(priv, chan); + + /* Registers 0x32 to 0x3f */ + reg =3D CHAN_REG(PORT1_VOLTAGE_LSB_REG, chan); + + ret =3D i2c_smbus_read_word_data(client, reg); + if (ret < 0) + return ret; + + val =3D ret * SI3474_UV_STEP; + + return (int)val; +} + +static int si3474_pi_get_voltage(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + s32 ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + /* Check which channels are enabled*/ + ret =3D i2c_smbus_read_byte_data(client, POWER_STATUS_REG); + if (ret < 0) + return ret; + + /* Take voltage from the first enabled channel */ + if (ret & CHAN_BIT(chan0)) + ret =3D si3474_pi_get_chan_voltage(priv, chan0); + else if (ret & CHAN_BIT(chan1)) + ret =3D si3474_pi_get_chan_voltage(priv, chan1); + else + /* 'should' be no voltage in this case */ + return 0; + + return ret; +} + +static int si3474_pi_get_actual_pw(struct pse_controller_dev *pcdev, int i= d) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + s32 ret; + u32 uV, uA; + u64 tmp_64; + u8 chan0, chan1; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + ret =3D si3474_pi_get_voltage(&priv->pcdev, id); + + /* Do not read currents if voltage is 0 */ + if (ret <=3D 0) + return ret; + uV =3D ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + + ret =3D si3474_pi_get_chan_current(priv, chan0); + if (ret < 0) + return ret; + uA =3D ret; + + ret =3D si3474_pi_get_chan_current(priv, chan1); + if (ret < 0) + return ret; + uA +=3D ret; + + tmp_64 =3D uV; + tmp_64 *=3D uA; + /* mW =3D uV * uA / 1000000000 */ + return DIV_ROUND_CLOSEST_ULL(tmp_64, 1000000000); +} + +static const struct pse_controller_ops si3474_ops =3D { + .setup_pi_matrix =3D si3474_setup_pi_matrix, + .pi_enable =3D si3474_pi_enable, + .pi_disable =3D si3474_pi_disable, + .pi_get_actual_pw =3D si3474_pi_get_actual_pw, + .pi_get_voltage =3D si3474_pi_get_voltage, + .pi_get_admin_state =3D si3474_pi_get_admin_state, + .pi_get_pw_status =3D si3474_pi_get_pw_status, +}; + +static void si3474_ancillary_i2c_remove(void *data) +{ + struct i2c_client *client =3D data; + + i2c_unregister_device(client); +} + +static int si3474_i2c_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct si3474_priv *priv; + s32 ret; + u8 fw_version; + + if (!i2c_check_functionality(client->adapter, I2C_FUNC_I2C)) { + dev_err(dev, "i2c check functionality failed\n"); + return -ENXIO; + } + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + ret =3D i2c_smbus_read_byte_data(client, VENDOR_IC_ID_REG); + if (ret < 0) + return ret; + + if (ret !=3D SI3474_DEVICE_ID) { + dev_err(dev, "Wrong device ID: 0x%x\n", ret); + return -ENXIO; + } + + ret =3D i2c_smbus_read_byte_data(client, FIRMWARE_REVISION_REG); + if (ret < 0) + return ret; + fw_version =3D ret; + + ret =3D i2c_smbus_read_byte_data(client, CHIP_REVISION_REG); + if (ret < 0) + return ret; + + dev_dbg(dev, "Chip revision: 0x%x, firmware version: 0x%x\n", + ret, fw_version); + + priv->client[0] =3D client; + i2c_set_clientdata(client, priv); + + priv->client[1] =3D i2c_new_ancillary_device(priv->client[0], "secondary", + priv->client[0]->addr + 1); + if (IS_ERR(priv->client[1])) + return PTR_ERR(priv->client[1]); + + ret =3D devm_add_action_or_reset(dev, si3474_ancillary_i2c_remove, priv->= client[1]); + if (ret < 0) { + dev_err(&priv->client[1]->dev, "Cannot register remove callback\n"); + return ret; + } + + ret =3D i2c_smbus_read_byte_data(priv->client[1], VENDOR_IC_ID_REG); + if (ret < 0) { + dev_err(&priv->client[1]->dev, "Cannot access secondary PSE controller\n= "); + return ret; + } + + if (ret !=3D SI3474_DEVICE_ID) { + dev_err(&priv->client[1]->dev, + "Wrong device ID for secondary PSE controller: 0x%x\n", ret); + return -ENXIO; + } + + priv->np =3D dev->of_node; + priv->pcdev.owner =3D THIS_MODULE; + priv->pcdev.ops =3D &si3474_ops; + priv->pcdev.dev =3D dev; + priv->pcdev.types =3D ETHTOOL_PSE_C33; + priv->pcdev.nr_lines =3D SI3474_MAX_CHANS; + + ret =3D devm_pse_controller_register(dev, &priv->pcdev); + if (ret) { + dev_err(dev, "Failed to register PSE controller: 0x%x\n", ret); + return ret; + } + + return 0; +} + +static const struct i2c_device_id si3474_id[] =3D { + { "si3474" }, + {} +}; +MODULE_DEVICE_TABLE(i2c, si3474_id); + +static const struct of_device_id si3474_of_match[] =3D { + { + .compatible =3D "skyworks,si3474", + }, + {}, +}; +MODULE_DEVICE_TABLE(of, si3474_of_match); + +static struct i2c_driver si3474_driver =3D { + .probe =3D si3474_i2c_probe, + .id_table =3D si3474_id, + .driver =3D { + .name =3D "si3474", + .of_match_table =3D si3474_of_match, + }, +}; +module_i2c_driver(si3474_driver); + +MODULE_AUTHOR("Piotr Kubik "); +MODULE_DESCRIPTION("Skyworks Si3474 PoE PSE Controller driver"); +MODULE_LICENSE("GPL"); --=20 2.43.0