From nobody Sat Feb 7 17:55:42 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C4F8D2FFF94 for ; Sun, 11 Jan 2026 10:22:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768126940; cv=none; b=GLNgvkfiY72/VpSkH/xPXDYiK/a2UlJImuXk7s6nZC7BfFbqypK8qCQDYBseK6f6adSjuBT+65cwdeY0jru/Jtu0sYWxqxSLPVbPY4V8nV+oKLNAHjKjf56yzUm2yHTc/WGo5fOuMveWPfhTrVY9l0x8oi471e6IvHGx8qa8gHA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768126940; c=relaxed/simple; bh=WgR6kti2PyoKrlZ/BNUSPY9Dc4ByOFpRVkzSgz769Jk=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition; b=Yeyc9iuS5pJirMXu9xPRLvF15mq7PMW7+2iDbLwcIu57cqgWmH70Xf6OaD0jDLjO6NbKMu2phQmRiKvVPraRaHGwABqc4ApvhmX58dcbTPW8ciT2QSfPtvXtzwrNJeMWSPP/SY1aELluIJqz+PbC54XpoQlTOfnCtkdl/sIY1mQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=sK6hfwj4; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="sK6hfwj4" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 4D04EC4CEF7; Sun, 11 Jan 2026 10:22:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1768126940; bh=WgR6kti2PyoKrlZ/BNUSPY9Dc4ByOFpRVkzSgz769Jk=; h=Date:From:To:Cc:Subject:From; b=sK6hfwj4yPRyWOCmEWJ8mVmCyh9ep9Fpqp/e1MXpDdPAWKP3U9NANO1TVCRqGNXlX UDu0KqwGeHDXkwXedqLoNv3b0tcdJ2dQhXjRdYiZoZJc/lmldToa2RFobicVuaP18P /6iZ3z6nscykVwy6nLor7keNXaVr7zLwQTJ7C9dkj6XuO0WzxUqdAwRuFzle0bbh+j VOHv8utb+K59O0Gs79ZFi1ECcRVKZ2ruTVjGdmiFoJMO+/mXBQMvkO24GDTvnVh1Wx 6YVwJqX3cjYM4Fkdc3lginrP4ZNYE5OFgERa92AfWfv2OpUbRc1S2Qh96SXKKQGzER vliPkCrlFtSiA== Date: Sun, 11 Jan 2026 11:22:16 +0100 From: Ingo Molnar To: Linus Torvalds Cc: linux-kernel@vger.kernel.org, Thomas Gleixner , Peter Zijlstra Subject: [GIT PULL] IRQ fixes Message-ID: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Linus, Please pull the latest irq/urgent Git tree from: git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip.git irq-urgent-202= 6-01-11 # HEAD: a33d16dc874a9512c02b1f1a3e08c26a82b4be5e Revert "irqchip/riscv-i= msic: Embed the vector array in lpriv" Misc irqchip fixes: - Fix an endianness bug in the gic-v5 irqchip driver - Revert a broken commit from the riscv-imsic irqchip driver Thanks, Ingo ------------------> Anup Patel (1): Revert "irqchip/riscv-imsic: Embed the vector array in lpriv" Lorenzo Pieralisi (1): irqchip/gic-v5: Fix gicv5_its_map_event() ITTE read endianness drivers/irqchip/irq-gic-v5-its.c | 2 +- drivers/irqchip/irq-riscv-imsic-state.c | 10 ++++++++-- drivers/irqchip/irq-riscv-imsic-state.h | 2 +- 3 files changed, 10 insertions(+), 4 deletions(-) diff --git a/drivers/irqchip/irq-gic-v5-its.c b/drivers/irqchip/irq-gic-v5-= its.c index 554485f0be1f..8e22134b9f48 100644 --- a/drivers/irqchip/irq-gic-v5-its.c +++ b/drivers/irqchip/irq-gic-v5-its.c @@ -849,7 +849,7 @@ static int gicv5_its_map_event(struct gicv5_its_dev *it= s_dev, u16 event_id, u32 =20 itte =3D gicv5_its_device_get_itte_ref(its_dev, event_id); =20 - if (FIELD_GET(GICV5_ITTL2E_VALID, *itte)) + if (FIELD_GET(GICV5_ITTL2E_VALID, le64_to_cpu(*itte))) return -EEXIST; =20 itt_entry =3D FIELD_PREP(GICV5_ITTL2E_LPI_ID, lpi) | diff --git a/drivers/irqchip/irq-riscv-imsic-state.c b/drivers/irqchip/irq-= riscv-imsic-state.c index 385368052d5c..b6cebfee9461 100644 --- a/drivers/irqchip/irq-riscv-imsic-state.c +++ b/drivers/irqchip/irq-riscv-imsic-state.c @@ -477,6 +477,7 @@ static void __init imsic_local_cleanup(void) lpriv =3D per_cpu_ptr(imsic->lpriv, cpu); =20 bitmap_free(lpriv->dirty_bitmap); + kfree(lpriv->vectors); } =20 free_percpu(imsic->lpriv); @@ -490,8 +491,7 @@ static int __init imsic_local_init(void) int cpu, i; =20 /* Allocate per-CPU private state */ - imsic->lpriv =3D __alloc_percpu(struct_size(imsic->lpriv, vectors, global= ->nr_ids + 1), - __alignof__(*imsic->lpriv)); + imsic->lpriv =3D alloc_percpu(typeof(*imsic->lpriv)); if (!imsic->lpriv) return -ENOMEM; =20 @@ -511,6 +511,12 @@ static int __init imsic_local_init(void) timer_setup(&lpriv->timer, imsic_local_timer_callback, TIMER_PINNED); #endif =20 + /* Allocate vector array */ + lpriv->vectors =3D kcalloc(global->nr_ids + 1, sizeof(*lpriv->vectors), + GFP_KERNEL); + if (!lpriv->vectors) + goto fail_local_cleanup; + /* Setup vector array */ for (i =3D 0; i <=3D global->nr_ids; i++) { vec =3D &lpriv->vectors[i]; diff --git a/drivers/irqchip/irq-riscv-imsic-state.h b/drivers/irqchip/irq-= riscv-imsic-state.h index 6332501dcbd8..c42ee180b305 100644 --- a/drivers/irqchip/irq-riscv-imsic-state.h +++ b/drivers/irqchip/irq-riscv-imsic-state.h @@ -40,7 +40,7 @@ struct imsic_local_priv { #endif =20 /* Local vector table */ - struct imsic_vector vectors[]; + struct imsic_vector *vectors; }; =20 struct imsic_priv {