From nobody Sun Oct 5 14:34:06 2025 Received: from FR5P281CU006.outbound.protection.outlook.com (mail-germanywestcentralazon11022107.outbound.protection.outlook.com [40.107.149.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6EE94946C; Mon, 4 Aug 2025 15:08:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.149.107 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754320103; cv=fail; b=PBe7c8jgYb3D0pWtCHAj+QcDeytQ6pUB0coHxbf6AnLS24MQHQ7iKnS/93gr0ZyV3JI0kny52xcTJGw3aAlR6bMUQBxrwPdOiJsRuF3jNvJIBwoHSkYtOiEuIU2HCpKOjbnZNnfcBsASdtjSJ2AvfPc8dJBdPVxON8HalNdwwjU= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754320103; c=relaxed/simple; bh=i5ysBU5UGh8+KkKec6nakYwELGAtSrcbVFxffaefs7c=; h=From:To:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=mN0UXN+pp72YrLwAn1JSKOaU9n0mpWHSiazcwRdjQwosUMr5bsYKzvdRzhJ8xlyX1ALJBVYWAIuXdzGVSfq5iXYFx843gC9BHXdJXmh9h9Utpr3MUKFWLKI0l0FWLeBksmqXLX9oy/x0mPDO1ZTcj6I6aKWgPlIOtYI/eaaBfhY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com; spf=pass smtp.mailfrom=adtran.com; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b=GTyZ30T+; arc=fail smtp.client-ip=40.107.149.107 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=adtran.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b="GTyZ30T+" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=TUY2lw2cbcRzYEoRYOl+OSnUJJz3QQSwGZjJCsbkNestD1ERG9AZRhJUdLQMX8cB8yXxcd2hzKrvl6R0ZeM9mpmzKpsS61RZ+mhZBdSwvfjENvDxe+BQzmbbCASBorgCFSpnpdSqZLKCRGpHE7cKMO4+It4orSKVFHqrZMXCsEIZM5cqMG+R9ncqAxJxVhBe4fmaOxxXy6w9w7vTI4HM1hDIIm7Vju4JCS45J5Ijxsktly1NJ/44wBcb+Q/EhZORkc5d3vnr4hz+Av01pEuQdvTDeXN26X/Tee9agQDGRtLzu+98QbDMnTOiXYOb6AN/FZ/1AceFm2mfC3qLz1IstA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=i5ysBU5UGh8+KkKec6nakYwELGAtSrcbVFxffaefs7c=; b=NQdyK2RGyXbvpIVIuncNk6bpKZtsZ/oswSiX2iuY+2uMZV2tjUsjt5M+fvgweCXZwKSte11nFztpj+kezuZZwJNb17zBPHfmsGDgApObaUmPxpAd8NFxh25pmzPgLUxcBPwhRK8oNIfmVOL167WMP+VW0ldeyFfb1gKggVINoTzrO9WW49wusxXDHwWskQUH6rUpNKHxHYc0wuTzJWMYT1XYW172uZRweBalJ3tl4liKvcfH0JekiT+zuCTPbEic6k/xGICSOppEGxoMXWCGtvik8CydiwH+W+98/9hF7Y3jvQG6GV8JPCZGrn11x8pnGv/1nvvVZ2G6KD4Y4K8Z9g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=adtran.com; dmarc=pass action=none header.from=adtran.com; dkim=pass header.d=adtran.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=adtran.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=i5ysBU5UGh8+KkKec6nakYwELGAtSrcbVFxffaefs7c=; b=GTyZ30T+41AQvbfp4S0AjJvvijuxwS5MwDWkTqUjF0jwfw7R0X9Fn/3yiu2XK05eepb6QNPqX5JFgaUHbhNTu5lAK21TQmv6hj5o8ESWYXzg6KN/gpgRCB3c3dRP9Ieb1x9ur744Xj9ggs7GUvPHOOOsXDVgXw2HVu1o38UEc5g= Received: from FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d18:2::126) by FR4P281MB4479.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:125::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8989.20; Mon, 4 Aug 2025 15:08:18 +0000 Received: from FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM ([fe80::934d:b034:c445:f67f]) by FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM ([fe80::934d:b034:c445:f67f%8]) with mapi id 15.20.8989.018; Mon, 4 Aug 2025 15:08:17 +0000 From: Piotr Kubik To: Oleksij Rempel , Kory Maincent , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , "netdev@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: [PATCH net-next v6 2/2] net: pse-pd: Add Si3474 PSE controller driver Thread-Topic: [PATCH net-next v6 2/2] net: pse-pd: Add Si3474 PSE controller driver Thread-Index: AQHcBVGbmPc6N/Me6EuzFf2gGmAL/w== Date: Mon, 4 Aug 2025 15:08:17 +0000 Message-ID: <9bca53fa-4bbc-4674-8b6d-37e20a038707@adtran.com> References: <89e056f0-f5c2-48e0-a8c3-458bce3f0afa@adtran.com> In-Reply-To: <89e056f0-f5c2-48e0-a8c3-458bce3f0afa@adtran.com> Accept-Language: pl-PL, en-US Content-Language: pl-PL X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=adtran.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: FR3PPF3200C8D6F:EE_|FR4P281MB4479:EE_ x-ms-office365-filtering-correlation-id: 7c11ec37-758f-4568-ccac-08ddd368be4a x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|1800799024|366016|376014|7416014|38070700018|921020; x-microsoft-antispam-message-info: =?utf-8?B?UEVrVDdISWNOeTBtTjRHemV6d2NjTGVZYy8vN09HaVppKzJQR0ZwSkFoY3Ji?= =?utf-8?B?d2JlK0MxZm45blFVUTllSjN2NXJCOEFuTGN0d0VNTVVubG0wQ0pkbkFRKzVF?= =?utf-8?B?d1htb1REUEpPbzEzclJBdmZYaXRkdWdLZlorOXltcnpKaHhjdktMMmpBZEFs?= =?utf-8?B?Y1N5Uk9zdGZaRnVyNndhQVk1K1JjTjlMWGl4aENoa3pnOURxZUhNeExsN3Jv?= =?utf-8?B?K3BGaTNuV2RXSmhybnVnQzhrNEU2QTJzM3JBY0tvQVJhdHRiaFRXSkd3YjJJ?= =?utf-8?B?OXU3dkFIWlRWbUc5TFBwcG8xbWhrbDVxNXNLaDc4V2EycjkvbSs0YzIzM3NJ?= =?utf-8?B?b1Z5ZThGaFU1UEhLVERNdkpTWFJ4SUdmdDltanlxeFlyT29HZGhJM21xeUJv?= =?utf-8?B?MzV1cVZhSXE0WGYvZGYzZnQvTTZCVDNOUkxEcmtBM0pGQitIS09ZU0x0Z0VR?= =?utf-8?B?Ujg1bkFiMHlld1RMQ3J2OW5WdkI4aXZBTHhKdXFDUTYzVUg3bW1URHpZVnJy?= =?utf-8?B?clJKQ0dLV1l4T01tMlJ4V3orRjhOdnBlbERGWEJCRTBYTnd1Y1N0TWVySGgy?= =?utf-8?B?R0tDc0t1amdZTlJNZ0pBaVpHbDllbU4zSXVIWWk1Q3FpcEdHYkNiNUFxOEVO?= =?utf-8?B?NDVpM0R1NDUwS1BLM2M4Q1lIanc5WWxZS29GVEMwUERaR0RadWVjZEZLa0Nq?= =?utf-8?B?RnFmVkdlaVZWcFhSZy9lYldGcDNYWS9DMlc0NW5QVy9xWFFvT0d1Q1NaOElw?= =?utf-8?B?ZmltS3Rvc095R1VOUXk3NTZTVzZ4eGFpWGFvcUlvdVFTQVlVeXJSWWw0THUx?= =?utf-8?B?bnNPUVhYSHhCWWZneWsxQjlHMmhUbXVtSk11amJQV3dJMDlEa3l3akJlSGxR?= =?utf-8?B?OHZBZmFSMzZ2RzVkN2VmVXJjQjE0Q09YZmF4dndUZ0tZN2xhM3dBZG16SGYw?= =?utf-8?B?N1VBbk9qT2ZYSTE1ZjlaTWxzdzFZVGhITTYvUGs0bVE0OFNrTzRXTTVhcGZL?= =?utf-8?B?QkhodE8xNVpPNWNnSW44NStXMkdwa0toMUNvYWpsNmZYZnRJaUdpRHNFb1lk?= =?utf-8?B?WU85MGx6Z2ZNRi9CdThXUlZ2ZHphMkRaQjJRUW10bUFZMVpqanIyemlCemo1?= =?utf-8?B?ek1pMWtyN3B0MHFlaW9zUlZ0Qzd3MWZkbDRmNFRsUURINzZ3Vm1aN3AxMFRL?= =?utf-8?B?aldYZkcwbSt3Ni9LcFgzd0pDd3MvbXdFMHgydFUvQ2JoaGx5bkJKdEEySW1o?= =?utf-8?B?Yk01amNITDRCQmhMeUNMVmU4T094RG9RZmlEL2ZBR1FzSXZuSWpHQ3daeDJ2?= =?utf-8?B?RFYvK2pnakR1dy95blBEdE05V1hZMDkxSVVTZmEvOWxoOS9wVG1kKzFkaVJQ?= =?utf-8?B?UkMxckhRNWlZQ2FFcURvaUJCOHBYNFJjRS9lNFBHM28zUkFSdUZPMkhLc2hM?= =?utf-8?B?TFl5TmZPQUVwSndFUkFGVzFid3ZYY1plWjhSaUJTTmdZNnR6WTE0Q1ZFY3JN?= =?utf-8?B?Zjc3QnJhMSs3RW0wamVIY1ZCa2JZSHVScDNFdXNEazRIL1BoSTMzZmZlVmMv?= =?utf-8?B?Rmk2anJ3V3dNZkhhL2N4UzNVRk1VY2NqLzc2aURtQzNZTFVndnVUOWtMZ0Ur?= =?utf-8?B?R2hzSXFhaVMvbENFQ1FnYUNsQnpVeFY4cFoxaVJCSFgzWmhHeFNONFRHa3Ez?= =?utf-8?B?Y09vdy9La1JLUXdXcC9kS3N0d2hKK1FWSnlEVktUUCtBKzBhbVo1M2dkL3Ur?= =?utf-8?B?ZzBMU3dHVk5GRVVMWWdnMXhMSjRqSmdpMDF6S2R5azAxK2FhYVdsUjBFZ0JO?= =?utf-8?B?MVJ3TStpeUNUSnBpVjA1K1FQYnFtY1luUEZIR0tYTkhUeFc3ZHBENko4R2pV?= =?utf-8?B?T01qRkUvYUQ1bFlLVENFTWgwbW5NakE5WE45OUlDNU5TSWVYTmd6U2hjYUlZ?= =?utf-8?B?cFFnWnJJY202YmptdWdDVmJ5cXNlQlZHeGs0Vkh4YTdkUFhsS2MxRHdScFV3?= =?utf-8?Q?/eSRXQhJpCboHwuhS7I51fWGt9FgP4=3D?= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(7416014)(38070700018)(921020);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?eHdiWFFSa3Urb3lTWFdBRStZOUVMVTJIVCt2NlRzZzdjUDU3WGd6TldUZDRV?= =?utf-8?B?VkxodjBuTzFZS3kyd0NCMFBaZ0JRMlk0K1FMMEVtN2RqeEFzNDRnWFNIbVZW?= =?utf-8?B?RWVZeVRtSUIwRjNNLzZkVXdkQzR2U202bitRMTU0Zis5OFhzZG40RmRoKzh3?= =?utf-8?B?N1VndDZvZUJzRGZJSVFPSk1PM0xRWC9EYVhYU3czcXRmdE9ObFhnVzd6bms3?= =?utf-8?B?QmlraGxyb25KOC9RZzc2M0hXWG5KaXM0U0JYSlFEOFdFWU1NNU9oR0tzcjll?= =?utf-8?B?enFYMzI3N0c4enIrVENnRjZES05tMm5nTk05VFRzV3E5Z2VVU01BK3EvV04x?= =?utf-8?B?TkdxTS9sL3JtUm5Za0tPNXdtWlRMRkRjZVk3emhnZ1Npc09HWmZFV3VPYkF0?= =?utf-8?B?K251M3hwZGV4dFpOTTJKQWN5cG1TYi9Hc0Nmd0R2bFBleTg4ZS9rUlE1QmFo?= =?utf-8?B?Q3FhRkIyQjNQTWt6dmp4SWhyYUtKYzhYa25iYXRxdE03NGZudElEN2FpNjZD?= =?utf-8?B?NmV3NGZKQlJrR2h4Q3F4OFVDdHN3Mi8rMk5HazBsSmFsOVBOOEI1dml1QzZM?= =?utf-8?B?QUFQQmxndjNVUVppQjMvRXJQam5pK0NmZWNuSUEzVFUzTVVSRHkvQ1R0d0cx?= =?utf-8?B?bFZXamJRU3JTeDBTNVhZZHFuUFJWaEdCWmxRMTBKWk1UcFN3djkvTGV4Ujg1?= =?utf-8?B?S09YMXNtRkRGOUxLRXcrV1pmYUtUUSszakFVTGhqT2ZBZlR3aHhXei9jS1B5?= =?utf-8?B?UHgvbSt5VG9JWWt4eUxLNTg1ajdSbTFBTXJSMjBiTkk1a3hHemVCT3dNQzZ3?= =?utf-8?B?Mkk2L0tZczJ2K0FGYnBJUGwzNHVuMVpoZmh2WW1hZXlMRjlMREFIYlczY01F?= =?utf-8?B?N1lIdHlvQ2VscDA4QVlqelkzcVl6U3p1Q1pjNEdCWEJva0wrMWt4UjBaeVhk?= =?utf-8?B?WEV1MW1tY29pOVlUYXpSOEVtSU5xL1BrUHNoMEJxeFo4S0RiWWx6OCtqNGZ6?= =?utf-8?B?KzQ1TmJZYXNMKy80SkFUMWxTTXgweVJFT1ltcGNKQ1JuaTZ2N3Robm1ycEhJ?= =?utf-8?B?NGZDenlhaVRxQnJpeHRTTENka2hlVFN5Ty9yekRuWXBlbllRdkFxWjV4bndH?= =?utf-8?B?ekZyNmZQY1pBRit5VTQzT0RwZjFaOTBBSXJGS0p6UklkRGNqWHhyamRWYWZV?= =?utf-8?B?UzNCVVpBOXlaTWNYZnFxeE9HcitBV28rMS9NQ21SY0JvTDcvdmpEUnlIRnli?= =?utf-8?B?bDNDT1UraHdDbmV1ckNYYWdJOWFLK2xOeHh6QzhxMkxwdlNFOG5iRndacFFU?= =?utf-8?B?Z2lvUG9GQ05CUkppYnVHMk54U3IyYlRLYXhmelYyNVJjUFNsekJDbmNpTjV4?= =?utf-8?B?dU93cWdQYkpVOUxSczVWNFFMQUZEQi9SUTQxNHhrR21rV3RPQ1JUWVRJdEsx?= =?utf-8?B?VlpqYVFhV3o5VlNPSnVocVl2cHpnb3ROMHpGTW1HVUFhc1Bsd0owKzhlY3NR?= =?utf-8?B?RHRqWDJ5RzhOaWxtbUVxRndXbG5UbE1vUGtaQ01SbDVadDFNTjBRVXVRYlZ5?= =?utf-8?B?Y0Vkb1ZaOXBha1BGYlh3YkNkRDZ5Ukh0MEYxdEZpR0wzTEZ3ZXFFK0s0RXZU?= =?utf-8?B?T1FEVmpndk02OTlEejJsMnlsc0RhanRNMGFhVFJWeWJsL0J3UVVtQm93ZHFm?= =?utf-8?B?eGYxUnY3UjRhakZMcXRFRmFINDJORzlmeFdZM05HZzVnazY5RitlTTVjOVhX?= =?utf-8?B?SWx1cEh4azhXL0FybEtVYnBMQ2lTMGQwSFhqYnA4dHYxcHU5NVZmU2xGMW9j?= =?utf-8?B?SExmMVhuUEsyY3lSbXU5cDI0cXAvT3U5Yk4waHhmU2ErMFJuUmErZlNtMjk1?= =?utf-8?B?Rk5WZUo2TVUrT01zVzhwTnJOTlNDNzVQaWk3QjNNUW5DWHg1MUdndXBzMU5L?= =?utf-8?B?RkRFb2ovM2FhMFpSREk2MEMreTRxampBemdGSjMzTm8vcUFmTG5EeUJqd3Q2?= =?utf-8?B?Tk8vM1hFRnFOU1RZQU9LWHBybzN2U0hHVG5La3hma21ySXhKWVlPeHpXdzF0?= =?utf-8?B?OGtRYXZxTU9lVldzN1NCS3FMMi9yVXVQN2RWazdRQ0pTYWtsTXRtSHI1eFZn?= =?utf-8?Q?y1z0J8rJcab4diGvfjsh9g10R?= Content-Type: text/plain; charset="utf-8" Content-ID: Content-Transfer-Encoding: quoted-printable Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: adtran.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-Network-Message-Id: 7c11ec37-758f-4568-ccac-08ddd368be4a X-MS-Exchange-CrossTenant-originalarrivaltime: 04 Aug 2025 15:08:17.9016 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 423946e4-28c0-4deb-904c-a4a4b174fb3f X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: nu/jBsMNjrEzgOBfPp4BiArkBcwlOiGP266CNlM8gYseAGXylv57iwxyJ9Wsp7TIL01DDSxuIDS2nmPmsc4KQg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: FR4P281MB4479 From: Piotr Kubik Add a driver for the Skyworks Si3474 I2C Power Sourcing Equipment controller. Driver supports basic features of Si3474 IC: - get port status, - get port power, - get port voltage, - enable/disable port power. Only 4p configurations are supported at this moment. Signed-off-by: Piotr Kubik --- Changes in v6: - Remove unnecessary chan id range checks. - Fix return value for incorrect DT channels parse. - Simplify bit logic for 'is_enabled' assignment. - Remove unnecessary init values assignment. - Fix code style issues (apply correct reverse xmas tree notation, remove= extra brackets). Changes in v5: - Remove inline function declarations. - Fix code style issues (apply reverse xmas tree notation, remove extra b= rackets). - Remove unnecessary "!=3D 0" check. Changes in v4: - Remove parsing of pse-pis node; now relies solely on the pcdev->pi[x] p= rovided by the framework. - Set the DETECT_CLASS_ENABLE register, ensuring reliable PI power-up wit= hout artificial delays. - Introduce helper macros for bit manipulation logic. - Add si3474_get_channels() and si3474_get_chan_client() helpers to reduc= e redundant code. - Kconfig: Clarify that only 4-pair PSE configurations are supported. - Fix second channel voltage read if the first one is inactive. - Avoid reading currents and computing power when PI voltage is zero. Changes in v3: - Use _scoped version of for_each_child_of_node(). - Remove redundant return value assignments in si3474_get_of_channels(). - Change dev_info() to dev_dbg() on successful probe. - Rename all instances of "slave" to "secondary". - Register devm cleanup action for ancillary i2c, simplifying cleanup log= ic in si3474_i2c_probe(). - Add explicit return 0 on successful probe. - Drop unnecessary .remove callback. Changes in v2: - Handle both IC quads via single driver instance - Add architecture & terminology description comment - Change pi_enable, pi_disable, pi_get_admin_state to use PORT_MODE regis= ter - Rename power ports to 'pi' - Use i2c_smbus_write_byte_data() for single byte registers - Coding style improvements --- drivers/net/pse-pd/Kconfig | 11 + drivers/net/pse-pd/Makefile | 1 + drivers/net/pse-pd/si3474.c | 568 ++++++++++++++++++++++++++++++++++++ 3 files changed, 580 insertions(+) create mode 100644 drivers/net/pse-pd/si3474.c diff --git a/drivers/net/pse-pd/Kconfig b/drivers/net/pse-pd/Kconfig index 7fab916a7f46..7ef29657ee5d 100644 --- a/drivers/net/pse-pd/Kconfig +++ b/drivers/net/pse-pd/Kconfig @@ -32,6 +32,17 @@ config PSE_PD692X0 To compile this driver as a module, choose M here: the module will be called pd692x0. =20 +config PSE_SI3474 + tristate "Si3474 PSE controller" + depends on I2C + help + This module provides support for Si3474 regulator based Ethernet + Power Sourcing Equipment. + Only 4-pair PSE configurations are supported. + + To compile this driver as a module, choose M here: the + module will be called si3474. + config PSE_TPS23881 tristate "TPS23881 PSE controller" depends on I2C diff --git a/drivers/net/pse-pd/Makefile b/drivers/net/pse-pd/Makefile index 9d2898b36737..cc78f7ea7f5f 100644 --- a/drivers/net/pse-pd/Makefile +++ b/drivers/net/pse-pd/Makefile @@ -5,4 +5,5 @@ obj-$(CONFIG_PSE_CONTROLLER) +=3D pse_core.o =20 obj-$(CONFIG_PSE_REGULATOR) +=3D pse_regulator.o obj-$(CONFIG_PSE_PD692X0) +=3D pd692x0.o +obj-$(CONFIG_PSE_SI3474) +=3D si3474.o obj-$(CONFIG_PSE_TPS23881) +=3D tps23881.o diff --git a/drivers/net/pse-pd/si3474.c b/drivers/net/pse-pd/si3474.c new file mode 100644 index 000000000000..462aee1eb6d0 --- /dev/null +++ b/drivers/net/pse-pd/si3474.c @@ -0,0 +1,568 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Driver for the Skyworks Si3474 PoE PSE Controller + * + * Chip Architecture & Terminology: + * + * The Si3474 is a single-chip PoE PSE controller managing 8 physical power + * delivery channels. Internally, it's structured into two logical "Quads". + * + * Quad 0: Manages physical channels ('ports' in datasheet) 0, 1, 2, 3 + * Quad 1: Manages physical channels ('ports' in datasheet) 4, 5, 6, 7 + * + * Each Quad is accessed via a separate I2C address. The base address rang= e is + * set by hardware pins A1-A4, and the specific address selects Quad 0 (us= ually + * the lower/even address) or Quad 1 (usually the higher/odd address). + * See datasheet Table 2.2 for the address mapping. + * + * While the Quads manage channel-specific operations, the Si3474 package = has + * several resources shared across the entire chip: + * - Single RESETb input pin. + * - Single INTb output pin (signals interrupts from *either* Quad). + * - Single OSS input pin (Emergency Shutdown). + * - Global I2C Address (0x7F) used for firmware updates. + * - Global status monitoring (Temperature, VDD/VPWR Undervoltage Lockout). + * + * Driver Architecture: + * + * To handle the mix of per-Quad access and shared resources correctly, th= is + * driver treats the entire Si3474 package as one logical device. The driv= er + * instance associated with the primary I2C address (Quad 0) takes ownersh= ip. + * It discovers and manages the I2C client for the secondary address (Quad= 1). + * This primary instance handles shared resources like IRQ management and + * registers a single PSE controller device representing all logical PIs. + * Internal functions route I2C commands to the appropriate Quad's i2c_cli= ent + * based on the target channel or PI. + * + * Terminology Mapping: + * + * - "PI" (Power Interface): Refers to the logical PSE port as defined by + * IEEE 802.3 (typically corresponds to an RJ45 connector). This is the + * `id` (0-7) used in the pse_controller_ops. + * - "Channel": Refers to one of the 8 physical power control paths within + * the Si3474 chip itself (hardware channels 0-7). This terminology is + * used internally within the driver to avoid confusion with 'ports'. + * - "Quad": One of the two internal 4-channel management units within the + * Si3474, each accessed via its own I2C address. + * + * Relationship: + * - A 2-Pair PoE PI uses 1 Channel. + * - A 4-Pair PoE PI uses 2 Channels. + * + * ASCII Schematic: + * + * +-----------------------------------------------------+ + * | Si3474 Chip | + * | | + * | +---------------------+ +---------------------+ | + * | | Quad 0 | | Quad 1 | | + * | | Channels 0, 1, 2, 3 | | Channels 4, 5, 6, 7 | | + * | +----------^----------+ +-------^-------------+ | + * | I2C Addr 0 | | I2C Addr 1 | + * | +------------------------+ | + * | (Primary Driver Instance) (Managed by Primary) | + * | | + * | Shared Resources (affect whole chip): | + * | - Single INTb Output -> Handled by Primary | + * | - Single RESETb Input | + * | - Single OSS Input -> Handled by Primary | + * | - Global I2C Addr (0x7F) for Firmware Update | + * | - Global Status (Temp, VDD/VPWR UVLO) | + * +-----------------------------------------------------+ + * | | | | | | | | + * Ch0 Ch1 Ch2 Ch3 Ch4 Ch5 Ch6 Ch7 (Physical Channels) + * + * Example Mapping (Logical PI to Physical Channel(s)): + * * 2-Pair Mode (8 PIs): + * PI 0 -> Ch 0 + * PI 1 -> Ch 1 + * ... + * PI 7 -> Ch 7 + * * 4-Pair Mode (4 PIs): + * PI 0 -> Ch 0 + Ch 1 (Managed via Quad 0 Addr) + * PI 1 -> Ch 2 + Ch 3 (Managed via Quad 0 Addr) + * PI 2 -> Ch 4 + Ch 5 (Managed via Quad 1 Addr) + * PI 3 -> Ch 6 + Ch 7 (Managed via Quad 1 Addr) + * (Note: Actual mapping depends on Device Tree and PORT_REMAP config) + */ + +#include +#include +#include +#include +#include + +#define SI3474_MAX_CHANS 8 + +#define MANUFACTURER_ID 0x08 +#define IC_ID 0x05 +#define SI3474_DEVICE_ID (MANUFACTURER_ID << 3 | IC_ID) + +/* Misc registers */ +#define VENDOR_IC_ID_REG 0x1B +#define TEMPERATURE_REG 0x2C +#define FIRMWARE_REVISION_REG 0x41 +#define CHIP_REVISION_REG 0x43 + +/* Main status registers */ +#define POWER_STATUS_REG 0x10 +#define PORT_MODE_REG 0x12 +#define DETECT_CLASS_ENABLE_REG 0x14 + +/* PORTn Current */ +#define PORT1_CURRENT_LSB_REG 0x30 + +/* PORTn Current [mA], return in [nA] */ +/* 1000 * ((PORTn_CURRENT_MSB << 8) + PORTn_CURRENT_LSB) / 16384 */ +#define SI3474_NA_STEP (1000 * 1000 * 1000 / 16384) + +/* VPWR Voltage */ +#define VPWR_LSB_REG 0x2E +#define VPWR_MSB_REG 0x2F + +/* PORTn Voltage */ +#define PORT1_VOLTAGE_LSB_REG 0x32 + +/* VPWR Voltage [V], return in [uV] */ +/* 60 * (( VPWR_MSB << 8) + VPWR_LSB) / 16384 */ +#define SI3474_UV_STEP (1000 * 1000 * 60 / 16384) + +/* Helper macros */ +#define CHAN_IDX(chan) ((chan) % 4) +#define CHAN_BIT(chan) BIT(CHAN_IDX(chan)) +#define CHAN_UPPER_BIT(chan) BIT(CHAN_IDX(chan) + 4) + +#define CHAN_MASK(chan) (0x03U << (2 * CHAN_IDX(chan))) +#define CHAN_REG(base, chan) ((base) + (CHAN_IDX(chan) * 4)) + +struct si3474_pi_desc { + u8 chan[2]; + bool is_4p; +}; + +struct si3474_priv { + struct i2c_client *client[2]; + struct pse_controller_dev pcdev; + struct device_node *np; + struct si3474_pi_desc pi[SI3474_MAX_CHANS]; +}; + +static struct si3474_priv *to_si3474_priv(struct pse_controller_dev *pcdev) +{ + return container_of(pcdev, struct si3474_priv, pcdev); +} + +static void si3474_get_channels(struct si3474_priv *priv, int id, + u8 *chan0, u8 *chan1) +{ + *chan0 =3D priv->pi[id].chan[0]; + *chan1 =3D priv->pi[id].chan[1]; +} + +static struct i2c_client *si3474_get_chan_client(struct si3474_priv *priv, + u8 chan) +{ + return (chan < 4) ? priv->client[0] : priv->client[1]; +} + +static int si3474_pi_get_admin_state(struct pse_controller_dev *pcdev, int= id, + struct pse_admin_state *admin_state) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + bool is_enabled; + u8 chan0, chan1; + s32 ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) { + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_UNKNOWN; + return ret; + } + + is_enabled =3D ret & (CHAN_MASK(chan0) | CHAN_MASK(chan1)); + + if (is_enabled) + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_ENABLED; + else + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_DISABLED; + + return 0; +} + +static int si3474_pi_get_pw_status(struct pse_controller_dev *pcdev, int i= d, + struct pse_pw_status *pw_status) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + bool delivering; + u8 chan0, chan1; + s32 ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + ret =3D i2c_smbus_read_byte_data(client, POWER_STATUS_REG); + if (ret < 0) { + pw_status->c33_pw_status =3D ETHTOOL_C33_PSE_PW_D_STATUS_UNKNOWN; + return ret; + } + + delivering =3D ret & (CHAN_UPPER_BIT(chan0) | CHAN_UPPER_BIT(chan1)); + + if (delivering) + pw_status->c33_pw_status =3D + ETHTOOL_C33_PSE_PW_D_STATUS_DELIVERING; + else + pw_status->c33_pw_status =3D ETHTOOL_C33_PSE_PW_D_STATUS_DISABLED; + + return 0; +} + +static int si3474_get_of_channels(struct si3474_priv *priv) +{ + struct pse_pi *pi; + u32 chan_id; + u8 pi_no; + s32 ret; + + for (pi_no =3D 0; pi_no < SI3474_MAX_CHANS; pi_no++) { + pi =3D &priv->pcdev.pi[pi_no]; + u8 pairset_no; + + for (pairset_no =3D 0; pairset_no < 2; pairset_no++) { + if (!pi->pairset[pairset_no].np) + continue; + + ret =3D of_property_read_u32(pi->pairset[pairset_no].np, + "reg", &chan_id); + if (ret) { + dev_err(&priv->client[0]->dev, + "Failed to read channel reg property\n"); + return ret; + } + if (chan_id > SI3474_MAX_CHANS) { + dev_err(&priv->client[0]->dev, + "Incorrect channel number: %d\n", chan_id); + return -EINVAL; + } + + priv->pi[pi_no].chan[pairset_no] =3D chan_id; + /* Mark as 4-pair if second pairset is present */ + priv->pi[pi_no].is_4p =3D (pairset_no =3D=3D 1); + } + } + + return 0; +} + +static int si3474_setup_pi_matrix(struct pse_controller_dev *pcdev) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + s32 ret; + + ret =3D si3474_get_of_channels(priv); + if (ret < 0) + dev_warn(&priv->client[0]->dev, + "Unable to parse DT PSE power interface matrix\n"); + + return ret; +} + +static int si3474_pi_enable(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + s32 ret; + u8 val; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + /* Release PI from shutdown */ + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) + return ret; + + val =3D (u8)ret; + val |=3D CHAN_MASK(chan0); + val |=3D CHAN_MASK(chan1); + + ret =3D i2c_smbus_write_byte_data(client, PORT_MODE_REG, val); + if (ret) + return ret; + + /* DETECT_CLASS_ENABLE must be set when using AUTO mode, + * otherwise PI does not power up - datasheet section 2.10.2 + */ + val =3D CHAN_BIT(chan0) | CHAN_UPPER_BIT(chan0) | + CHAN_BIT(chan1) | CHAN_UPPER_BIT(chan1); + + ret =3D i2c_smbus_write_byte_data(client, DETECT_CLASS_ENABLE_REG, val); + if (ret) + return ret; + + return 0; +} + +static int si3474_pi_disable(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + s32 ret; + u8 val; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + /* Set PI in shutdown mode */ + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) + return ret; + + val =3D (u8)ret; + val &=3D ~CHAN_MASK(chan0); + val &=3D ~CHAN_MASK(chan1); + + ret =3D i2c_smbus_write_byte_data(client, PORT_MODE_REG, val); + if (ret) + return ret; + + return 0; +} + +static int si3474_pi_get_chan_current(struct si3474_priv *priv, u8 chan) +{ + struct i2c_client *client; + u64 tmp_64; + s32 ret; + u8 reg; + + client =3D si3474_get_chan_client(priv, chan); + + /* Registers 0x30 to 0x3d */ + reg =3D CHAN_REG(PORT1_CURRENT_LSB_REG, chan); + + ret =3D i2c_smbus_read_word_data(client, reg); + if (ret < 0) + return ret; + + tmp_64 =3D ret * SI3474_NA_STEP; + + /* uA =3D nA / 1000 */ + tmp_64 =3D DIV_ROUND_CLOSEST_ULL(tmp_64, 1000); + return (int)tmp_64; +} + +static int si3474_pi_get_chan_voltage(struct si3474_priv *priv, u8 chan) +{ + struct i2c_client *client; + s32 ret; + u32 val; + u8 reg; + + client =3D si3474_get_chan_client(priv, chan); + + /* Registers 0x32 to 0x3f */ + reg =3D CHAN_REG(PORT1_VOLTAGE_LSB_REG, chan); + + ret =3D i2c_smbus_read_word_data(client, reg); + if (ret < 0) + return ret; + + val =3D ret * SI3474_UV_STEP; + + return (int)val; +} + +static int si3474_pi_get_voltage(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + s32 ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + /* Check which channels are enabled*/ + ret =3D i2c_smbus_read_byte_data(client, POWER_STATUS_REG); + if (ret < 0) + return ret; + + /* Take voltage from the first enabled channel */ + if (ret & CHAN_BIT(chan0)) + ret =3D si3474_pi_get_chan_voltage(priv, chan0); + else if (ret & CHAN_BIT(chan1)) + ret =3D si3474_pi_get_chan_voltage(priv, chan1); + else + /* 'should' be no voltage in this case */ + return 0; + + return ret; +} + +static int si3474_pi_get_actual_pw(struct pse_controller_dev *pcdev, int i= d) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + u8 chan0, chan1; + u32 uV, uA; + u64 tmp_64; + s32 ret; + + ret =3D si3474_pi_get_voltage(&priv->pcdev, id); + + /* Do not read currents if voltage is 0 */ + if (ret <=3D 0) + return ret; + uV =3D ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + + ret =3D si3474_pi_get_chan_current(priv, chan0); + if (ret < 0) + return ret; + uA =3D ret; + + ret =3D si3474_pi_get_chan_current(priv, chan1); + if (ret < 0) + return ret; + uA +=3D ret; + + tmp_64 =3D uV; + tmp_64 *=3D uA; + /* mW =3D uV * uA / 1000000000 */ + return DIV_ROUND_CLOSEST_ULL(tmp_64, 1000000000); +} + +static const struct pse_controller_ops si3474_ops =3D { + .setup_pi_matrix =3D si3474_setup_pi_matrix, + .pi_enable =3D si3474_pi_enable, + .pi_disable =3D si3474_pi_disable, + .pi_get_actual_pw =3D si3474_pi_get_actual_pw, + .pi_get_voltage =3D si3474_pi_get_voltage, + .pi_get_admin_state =3D si3474_pi_get_admin_state, + .pi_get_pw_status =3D si3474_pi_get_pw_status, +}; + +static void si3474_ancillary_i2c_remove(void *data) +{ + struct i2c_client *client =3D data; + + i2c_unregister_device(client); +} + +static int si3474_i2c_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct si3474_priv *priv; + u8 fw_version; + s32 ret; + + if (!i2c_check_functionality(client->adapter, I2C_FUNC_I2C)) { + dev_err(dev, "i2c check functionality failed\n"); + return -ENXIO; + } + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + ret =3D i2c_smbus_read_byte_data(client, VENDOR_IC_ID_REG); + if (ret < 0) + return ret; + + if (ret !=3D SI3474_DEVICE_ID) { + dev_err(dev, "Wrong device ID: 0x%x\n", ret); + return -ENXIO; + } + + ret =3D i2c_smbus_read_byte_data(client, FIRMWARE_REVISION_REG); + if (ret < 0) + return ret; + fw_version =3D ret; + + ret =3D i2c_smbus_read_byte_data(client, CHIP_REVISION_REG); + if (ret < 0) + return ret; + + dev_dbg(dev, "Chip revision: 0x%x, firmware version: 0x%x\n", + ret, fw_version); + + priv->client[0] =3D client; + i2c_set_clientdata(client, priv); + + priv->client[1] =3D i2c_new_ancillary_device(priv->client[0], "secondary", + priv->client[0]->addr + 1); + if (IS_ERR(priv->client[1])) + return PTR_ERR(priv->client[1]); + + ret =3D devm_add_action_or_reset(dev, si3474_ancillary_i2c_remove, priv->= client[1]); + if (ret < 0) { + dev_err(&priv->client[1]->dev, "Cannot register remove callback\n"); + return ret; + } + + ret =3D i2c_smbus_read_byte_data(priv->client[1], VENDOR_IC_ID_REG); + if (ret < 0) { + dev_err(&priv->client[1]->dev, "Cannot access secondary PSE controller\n= "); + return ret; + } + + if (ret !=3D SI3474_DEVICE_ID) { + dev_err(&priv->client[1]->dev, + "Wrong device ID for secondary PSE controller: 0x%x\n", ret); + return -ENXIO; + } + + priv->np =3D dev->of_node; + priv->pcdev.owner =3D THIS_MODULE; + priv->pcdev.ops =3D &si3474_ops; + priv->pcdev.dev =3D dev; + priv->pcdev.types =3D ETHTOOL_PSE_C33; + priv->pcdev.nr_lines =3D SI3474_MAX_CHANS; + + ret =3D devm_pse_controller_register(dev, &priv->pcdev); + if (ret) { + dev_err(dev, "Failed to register PSE controller: 0x%x\n", ret); + return ret; + } + + return 0; +} + +static const struct i2c_device_id si3474_id[] =3D { + { "si3474" }, + {} +}; +MODULE_DEVICE_TABLE(i2c, si3474_id); + +static const struct of_device_id si3474_of_match[] =3D { + { + .compatible =3D "skyworks,si3474", + }, + {}, +}; +MODULE_DEVICE_TABLE(of, si3474_of_match); + +static struct i2c_driver si3474_driver =3D { + .probe =3D si3474_i2c_probe, + .id_table =3D si3474_id, + .driver =3D { + .name =3D "si3474", + .of_match_table =3D si3474_of_match, + }, +}; +module_i2c_driver(si3474_driver); + +MODULE_AUTHOR("Piotr Kubik "); +MODULE_DESCRIPTION("Skyworks Si3474 PoE PSE Controller driver"); +MODULE_LICENSE("GPL"); --=20 2.43.0