From nobody Tue Dec 16 08:59:37 2025 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C669332692B for ; Mon, 15 Dec 2025 14:42:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765809729; cv=none; b=OTa8IJ4gXad88AaNGMfPANV/qch4LkGZyUHg/LxMQZ92TdTxN8Z3wB2N/6xM1UW4rBvjaK0Jl5jKdy4UYTupQfBscaIM48vFqilxs9+WW6JSYU0LyYCgwDxo+rdI8ohGXGKPBTZ1bu2SFzYDdMv1v5qe84EMuZfwDJw1y2cJu0w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765809729; c=relaxed/simple; bh=fzlFhwopirZORrgk7MsTKTjo2RuJSeOm4hSvpGQNSbE=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=VpCqVMR351fKUUfdJKSXojj4dXrNNQxaIlMgRnXV0czZQkgWwRe95CvBpNmRnCl1SeLX9ZmeMmEyeBzsvK9hBcXxfZkhkN+gjlXwhKuBN2sMBIZ6FQqAXKJwU4aGVFG7qXP2SniUEYPu0cwUJ98psYWQwhfuVCyISBbfVImo7P0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=PJbz/m0O; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="PJbz/m0O" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-430f57cd471so819669f8f.0 for ; Mon, 15 Dec 2025 06:42:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1765809726; x=1766414526; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=xiDNjJReuH+sQcPwA2otPS6JuC4RYSH/oTmgctrVOF8=; b=PJbz/m0OPOLH9gbAIQRSo0jfNbsaxfRIMMQ+hWi3IcpRUFywtIjnbokl4urB5+e/W5 ErmFteQVy4Ft4phYIPVhSgrGSVaCVwQRLqzZEi5cr5dusnvubje9SBuwmKVNJfhoqul1 hqEEEKPCmefiIXaQBYwD6AHt4tF2CZ4Vq5lYx0k9HD/tRAxkT+8Sp6xiWLHtroZvBDZq +forYoaSg7vLnu+Nm7mcyWc+dXuWpacLYUpHXdM4ihlDfKevz9hkDhndl6wwTQig+HvX lmOGKf8Ka9zCdd1b9D2/eVS6lziudv/AryP4c9Q2mBEB7dIIPgfwZhdpmdFL7aMG5BTE dmpA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765809726; x=1766414526; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xiDNjJReuH+sQcPwA2otPS6JuC4RYSH/oTmgctrVOF8=; b=NaAxyUUwf32E+M/ur0m5wRq4/jO0z5eoWCEEkVJX64bSYBWnAKEF0Zw8tE7kQW0UFX r4pw2Hq/LOSS67OVH3ityEZEdrE33j7BRSF1n9vSi7uwLfDcjmH2UHa+GQ4XQK/jcatz gf3Kf+aRxWHtbfRJWXNo0wd0GhIx9qVZI4UfGlPejHbRGJR32hkSHVScK6nawSYovfTI 5c34+H/OEtHCo7AbkedA2iT1L/DGJomguLoHOuM/0rykxOU4oX2mHuXnJlVgPNeAAj3V 1UMXR64ZFgKlCsQAkxn+dBBn96Nxsn9dNcNxjjt+BGP9a6blvD9tHwEd5ci4HEKC0CPG +V+g== X-Forwarded-Encrypted: i=1; AJvYcCVnpwp5pwHDjHklOpWjHzmesK+S+WYSFsyu9MrunuBHAcUEGD63DP3+/qeYeVw8gazMT8fHHVrVtWt65Fo=@vger.kernel.org X-Gm-Message-State: AOJu0YzHLVkfw64A76gA9C7xCucAY72yUuXzKb/+VL3Y7vu7shQXHF6v hYSNwczzTdelwXBTpi4LPpiQtsjnXVKJhOZjq0z6cZaQJdSDCMqFOd8aZXjWoT/8ugw= X-Gm-Gg: AY/fxX7uRiKyxd3nLoVS3ND0DrwRo4h26XCLnGXzv6un1x3cggr9S25DLQuGhEwIcA1 ksT6II5s/RWunTCCH/g9WB6IzSYobxA906qkcak4EztjVsJwOHc2wxoI/RBH+OofA0SZcmWg5yc n98RmxObMp3Lt/8lAgorgomUrJZjlUS80HFzqfL7KizIifNccV/xPU7VYUDo3girQEKxROacNGo Z0zyVi47fetdGrJNtorVLl6zH0VJWnoCKi/hBXwdKsX0fTxjmA3vryuyC2H6vzblpD6Ksv+Gng2 Xycd6RffX73uFKWkVZzR0uNoLz5ceZNiCieNUT9CocIGjlQNPf5khflwkcj4UgyJYQc/zTUN7/S YVGx2To5vmNjj1VKKy4Lcxr2/9Vm0OIxfZw3g7NbUCrVW2OkmR6H61u8YCsZehraL42twWYkBsy Pmsm60r3T12aiWhQOa X-Google-Smtp-Source: AGHT+IG8c3SGHRSscuhUyyGSsZusN01T0eo9ZxX9zQGjydj3gQVdrRgDNwh4QNxdusEz1PCq34CxnQ== X-Received: by 2002:a05:6000:18a9:b0:430:f463:b6b4 with SMTP id ffacd0b85a97d-430f472faedmr8436759f8f.50.1765809725859; Mon, 15 Dec 2025 06:42:05 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42fa8b9b26fsm32113105f8f.40.2025.12.15.06.42.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Dec 2025 06:42:05 -0800 (PST) Date: Mon, 15 Dec 2025 17:42:02 +0300 From: Dan Carpenter To: Chester Lin Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org Subject: [PATCH v2 4/4] dts: s32g: Add GPR syscon region Message-ID: <990c6317baca68b1ec0391eba3b66f511d75710c.1765806521.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the GPR syscon region for the s32 chipset. Signed-off-by: Dan Carpenter --- v2: Remove #address-cells and #size-cells arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 ++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 51d00dac12de..b954952d962b 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -325,6 +325,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g2-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -731,6 +736,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts= /freescale/s32g3.dtsi index eff7673e7f34..71ee1c043d03 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -383,6 +383,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g3-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -808,6 +813,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0