From nobody Sat Feb 14 01:24:06 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CDE6815ACB; Mon, 20 May 2024 21:00:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716238829; cv=none; b=nDaxXvWKl+ht47LxUKvXfTLLbcLZGTZc+Ry+EPQ7nsU46JXh0h2WNBrjG3BuDfbyvk+MnSjopZYzfJzHaw6JLPm/JlXp6lu4g9Axt/CGH+JWTDLZbjqxDcWVGCvY5qnBObM6srZ8B/CYo1LGmqTlGDFFud/224XDIExN1ZBcwXA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716238829; c=relaxed/simple; bh=Vc1ZCQscTuCNOr2ozQ1uUgbP7LcM5z0TbCwApXmxQVc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=M5pFBjTFpv+HaiS+V2VVdA1ya5MUK9eVTE2obqYOrZV6H+znoASirilW3SzSVfTxSJeUHS7nHfE1ZzxVcQ63lK7IhYns0Tqvz0QQ4Q0ukbHcCfnpWpwZ/wA8PAQHuWWgZxFYiuUhxIhi8fy5kccFtjGcg2KC1jw8KCU/mVLB9BU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=oUTWRnjl; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="oUTWRnjl" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 44KCrO2X005227; Mon, 20 May 2024 21:00:23 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; s=qcppdkim1; bh=GFQGi7u HpLcyCb0YPhSLTaVD91hgjOK7fF8zMA3Pk2Q=; b=oUTWRnjlgSJQxh2TPQ+e5tW PT5qAJBgpo80+MPH/yK6sElmEYGWJ9cXsnkpriqoJLdQDM2RJXC0nrLyFOyUtJnX jICASOGKspMj+LqBSzfvc0s7Df/3AZA6uI1dyfpUSYw7DL4biy+eh/8JozXvmHzg pZMJggb+5w2BuMHSaJFnWC3+1OJJdAEdcDEeCo5tA9ir2nQ30C0aZr1Smpo6Nnwa dihrWcLbmKmhlqVZLVsdZ2L+KvWS7PHNUK3DPDxMmL821HISbCfXx7JrSy9qFKRI g9GzxvOLFvaEIgP4rRxYBd3HKdujvv+40927uGveq+oFgwcvzFTv/iXEw1mGXAQ= = Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3y6pq5c8nx-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 20 May 2024 21:00:23 +0000 (GMT) Received: from pps.filterd (NALASPPMTA05.qualcomm.com [127.0.0.1]) by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 44KKunFA010907; Mon, 20 May 2024 21:00:22 GMT Received: from pps.reinject (localhost [127.0.0.1]) by NALASPPMTA05.qualcomm.com (PPS) with ESMTPS id 3y6ndmhegw-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 20 May 2024 21:00:22 +0000 Received: from NALASPPMTA05.qualcomm.com (NALASPPMTA05.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 44KL0MMD016484; Mon, 20 May 2024 21:00:22 GMT Received: from hu-devc-lv-u22-c.qualcomm.com (hu-uchalich-lv.qualcomm.com [10.81.89.1]) by NALASPPMTA05.qualcomm.com (PPS) with ESMTPS id 44KL0MCX016483 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 20 May 2024 21:00:22 +0000 Received: by hu-devc-lv-u22-c.qualcomm.com (Postfix, from userid 4184210) id D361D641; Mon, 20 May 2024 14:00:21 -0700 (PDT) From: Unnathi Chalicheemala To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Unnathi Chalicheemala , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, kernel@quicinc.com Subject: [PATCH v5 3/5] arm64: dts: qcom: sm8450: Add Broadcast_AND register in LLCC block Date: Mon, 20 May 2024 14:00:15 -0700 Message-Id: <97b2946bfda8e131ceae9f2068ee2d2fbca75388.1716228054.git.quic_uchalich@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: yto3pXTqU4QiatJlHrCFXp1sn4_2Gp_e X-Proofpoint-ORIG-GUID: yto3pXTqU4QiatJlHrCFXp1sn4_2Gp_e X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.650,FMLib:17.12.28.16 definitions=2024-05-20_11,2024-05-17_03,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 malwarescore=0 adultscore=0 lowpriorityscore=0 priorityscore=1501 suspectscore=0 spamscore=0 clxscore=1015 mlxlogscore=999 mlxscore=0 bulkscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2405010000 definitions=main-2405200167 Content-Type: text/plain; charset="utf-8" Chipsets before SM8450 have only one broadcast register (Broadcast_OR) which is used to broadcast writes and check for status bit 0 only in all channels. From SM8450 onwards, a new Broadcast_AND region was added which checks for status bit 1. This hasn't been updated and Broadcast_OR region was wrongly being used to check for status bit 1 all along. Hence mapping Broadcast_AND region's address space to LLCC in SM8450. Signed-off-by: Unnathi Chalicheemala --- arch/arm64/boot/dts/qcom/sm8450.dtsi | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qco= m/sm8450.dtsi index b86be34a912b..72587b9c7bba 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -4347,9 +4347,10 @@ system-cache-controller@19200000 { compatible =3D "qcom,sm8450-llcc"; reg =3D <0 0x19200000 0 0x80000>, <0 0x19600000 0 0x80000>, <0 0x19300000 0 0x80000>, <0 0x19700000 0 0x80000>, - <0 0x19a00000 0 0x80000>; + <0 0x19a00000 0 0x80000>, <0 0x19c00000 0 0x80000>; reg-names =3D "llcc0_base", "llcc1_base", "llcc2_base", - "llcc3_base", "llcc_broadcast_base"; + "llcc3_base", "llcc_broadcast_base", + "llcc_broadcast_and_base"; interrupts =3D ; }; =20 --=20 2.34.1