From nobody Sun Feb 8 20:34:15 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B615B34AB05 for ; Wed, 28 Jan 2026 09:54:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594055; cv=none; b=TEY9CqlZO3kmQVb1trGIhp5WJw7K7A09l3Ak5eNWt7e8QGMlcJ+U7WdQdh9r6fDylCaCIKLuV7fO72DSKEM6lrlUxXbfqqaL7kRwoHbkCzR5V5oCuYAWTtmc0CA+zaI1akmg9nXXfjFjWHRHwIHkqPfwhf0wGimxyV1ueWm6NGs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594055; c=relaxed/simple; bh=sDkMjLbL7aCDVYJJrKBs5NYrhqwGriqYfTTJkhobZGc=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition:In-Reply-To; b=lSeJvVGpWqyATvAmGey5m9ga5t0iHcAESMkTs/GDhangEk5zWhO2FSMZU7mlDdw+JFogHbKK7HVGQFTk/8nXJYN095EkSLSjhkxwB8JTBxdWrONMvcT9fy5UaJLAbawqOfKYRsvfhGWjs1tly+TnQTUzrPNzaHUXZhqmKwR3D/g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=VJ5flX3t; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="VJ5flX3t" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-47edd6111b4so74975625e9.1 for ; Wed, 28 Jan 2026 01:54:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769594052; x=1770198852; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:message-id:subject:cc :to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=3m7FAnijbp9arjCJzyAV5hHlJTCfqdJrtfHXLh9EXis=; b=VJ5flX3t0W7Ptf0bVo5dH5+0u78jwXgWDmEcB/tc44Xuf6vZ5wo3J6rmDB0cGw0I54 HLHvwn4DriG7TCApr/DSpJyr0rRVxIubeRPd53XA6LD9K7WYjh5H/KdOdiRb1mh12K0o Ql75C48N/5vCPQDMTS2lo5xhyFxUx6GX5Lfu3qGBW1Ttjo0LRPy8GYQLmWPjIfykauBz ZmttWkCjB28zM4k0EcoJSVOGtZbadX6r1LUtCIy67AOYJKxi6tB3kMm1k/vEnQzrcZl3 SvjfgaJgPELWPosK6QKIyJ5cKT5vTrL/XpTn533nNJ8XHwCtB4UoOmIX3qdS8UERXrqa 6IQg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769594052; x=1770198852; h=in-reply-to:content-disposition:mime-version:message-id:subject:cc :to:from:date:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=3m7FAnijbp9arjCJzyAV5hHlJTCfqdJrtfHXLh9EXis=; b=K1oqHRSh4QnXbCHUr+O/lVoR5E5SCtnGSPTPzhytn0XlO5J/hwLeL6e3K90GWxf21m n39QOK2v/VQ2be41t19Lte+bv1PLdkJ29Yng9Kbs1IWb/TP92KEpQjTncDw+vCW29dNn 6NAYPjKW+ZXKsI5ypTngesunHKoVTnLJMP1t+SlwIX/uV7zZVyskNRKHUSiTbwc7Duua CQ7lkgAxKjkUoIKRHI87fMd6qW5Ew5Orfvy8PwT0nlbWrQQ5h2UQjjHB/ZzeqOdksGxX 9n6f4N2mXdYL5wcF7GQ5R7UDpcvLB2nz53DBQ6fLkR4GBqA4mU+Bb2e8UzPI237sjFBj gf6g== X-Forwarded-Encrypted: i=1; AJvYcCW86EuzACFOf/7FmMvJ1jQ9r/dQkyJt6LcfHMd3wT0iwkpzX5BTDCW7cfnaRrJsP2Q2b1Iu/sVadjxvuaw=@vger.kernel.org X-Gm-Message-State: AOJu0YyHc44C7fddUpBM4hwzdxB4ZTa/LuR2Lk+cnTLF0Igi5saQS2Lm CUXC9MrsR8pGiHO2t0pkFkgjJwjLiQb6A5F8h+OKChnfwav/GbaGyAfpX3SENXQfM8Q= X-Gm-Gg: AZuq6aLX/pYCqB1R/+M4EsjJvfkWhoxVN50D6k4DzFPWvSkmjx77v94Zbom7rojtJJN V7z6NsnnyAf0bLVfl/edZtRywDm/XmWoFKdGmcUgAI9MD4xs6Mw8sRrVceSt3NIYNrtGVauYhYC U8uDhs/9AFll9/+aofzZ/SYSPUSGwEBI2kLRPqmwBPCvEFqcqHJ3K2jNxkYyU+68gZnDg9Sfgal hYSvi7a4W8ucboGqJUBPeyeZ5FDZ/h/cBoprjOnihDsrDR24X3RglIlJR4S3RNj1ATelSG34cEo CDJ9NofX5NLp5N6rU772Xk2lW5OIjIH5u4BKBNYwBqBL5E67iVkjNswHcy4dXOH1+NPQ7Rn0g29 Hc67Ws5XS12HLJSbpeJTvgFBeZTzhsOXbIeMsyOHjeFaq8+j5sxdmeJiauTyYPQsPY61NTDo8UC GMprlgFCCM1QljnME2 X-Received: by 2002:a05:600c:83ca:b0:480:4b59:932e with SMTP id 5b1f17b1804b1-48069c1c2e2mr57580235e9.11.1769594052081; Wed, 28 Jan 2026 01:54:12 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4806cdd77b8sm53423355e9.3.2026.01.28.01.54.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 01:54:11 -0800 (PST) Date: Wed, 28 Jan 2026 12:54:08 +0300 From: Dan Carpenter To: Jan Petrous Cc: s32@nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org, imx@lists.linux.dev Subject: [PATCH v5 2/3] dt-bindings: net: nxp,s32-dwmac: Use the GPR syscon Message-ID: <939fdaf94038613486bdbba510a92a1e57e18c71.1769592679.git.dan.carpenter@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The S32 chipsets have a GPR region which has a miscellaneous registers including the GMAC_0_CTRL_STS register. Originally, this code accessed that register in a sort of ad-hoc way, but it's cleaner to use a syscon interface to access these registers. We still need to maintain the old method of accessing the GMAC register but using a syscon will let us access other registers more cleanly. Signed-off-by: Dan Carpenter Reviewed-by: Rob Herring (Arm) --- v5: Add Rob's R-b tag v4: Fix the formatting issue Rob pointed out v3: Better documentation about what GMAC_0_CTRL_STS register does. v2: Add the vendor prefix to the phandle Fix the documentation .../devicetree/bindings/net/nxp,s32-dwmac.yaml | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml b/Doc= umentation/devicetree/bindings/net/nxp,s32-dwmac.yaml index 2b8b74c5feec..65633b10e49e 100644 --- a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml +++ b/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml @@ -32,6 +32,18 @@ properties: - description: Main GMAC registers - description: GMAC PHY mode control register =20 + nxp,phy-sel: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to the GPR syscon node + - description: offset of PHY selection register + description: + This phandle points to the GMAC_0_CTRL_STS register which controls t= he + GMAC_0 configuration options. The register lets you select the PHY + interface and the PHY mode. It also controls if the FTM_0 or FTM_1 + FlexTimer Modules connect to GMAC_O. + interrupts: maxItems: 1 =20 @@ -74,6 +86,7 @@ examples: compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */ <0x0 0x4007c004 0x0 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0