From nobody Tue Oct 7 23:10:58 2025 Received: from mail-pg1-f171.google.com (mail-pg1-f171.google.com [209.85.215.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E433C258CC0; Sat, 5 Jul 2025 07:00:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751698846; cv=none; b=qURD9wedKrz6Q7uQ3l3+jIj9OOZtT26oF181cTDgFetlyZqbUdoxS3qVLl41t8tcmtipwYz4ODY4U2ahrtR584VeGQXRDWzC4BL3k1A3/n0uWXROdSABCW6RUdK7nKCUig2/wF6zxbZpDiO7FNSdCB0x4exbQju1p6WJ05LWGF8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751698846; c=relaxed/simple; bh=0XtkJn4L9WuajT5Yvelh0BGtJD2eotqGt3mqtREKHeU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ZofzCaVdHooL3sR6E0kVLTmf1oRIgATPLgVHi843aQYwAY/mb4TZ9sI2Jcd7qNp7b06bB6xhANfP3GiBhHCvFbYvCQ+OtdG/ApMa7sNQO0KRLwsOdxRc5m/wR+Ekj3HzUa/vKKkDJiwVD9XGRSsNSsG8mY/zth0Ga1kgxv/u+Cs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ilg9eJ2K; arc=none smtp.client-ip=209.85.215.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ilg9eJ2K" Received: by mail-pg1-f171.google.com with SMTP id 41be03b00d2f7-b390136ed88so195597a12.2; Sat, 05 Jul 2025 00:00:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1751698843; x=1752303643; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zed+UmWHuvD2843K6KLpa76AJiFwHW7J0vkvMglbZso=; b=Ilg9eJ2K6VM4RHQeaTDa4J5/ip9y7uzKFrSPOBd5ALygewZncP2jAXa8NlUWdrMn/9 J/eBo7MIgUJ3ZD6ar4y91JjBVV0dOZ7tW+a1SaYz2DD7U+MDcauW/sjMcY/CC8W7BgDI M9a88JUd22cvZWcCvbXSlAAGgB61QYxMfNO2h7NtNboIbKJ44fkmbAISUboELiyrgBn7 noayprEl/A1DZfiKm2YDmTqKGXApr/A3RXF8otkJOweamVBZ1GyAKQd5b+sZRpw9zPeA wpwkS049Rr3zmdeRmQkJbdxx2zKBZwRjS+uzYz1OlhshwN88mfW7A4r4e4fv3LIOWpzA ogbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751698843; x=1752303643; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zed+UmWHuvD2843K6KLpa76AJiFwHW7J0vkvMglbZso=; b=oot153aWMIiUFPJEj40MSXspTv9nrc2JgY4FwQtXN0UV28grsHDkrodY5j9a74pWdF aahlS2n/yIUVTpjdcq3qgQEre5EMJR9fTdMF7YPL2MjDqZgGLAxfiK3ZeYB87gB/0mg3 A34lIEv2i123TH+rKICvhCkrFozaVYEMywV2qq8SWY7/2v16LOEn0um1IruPYwhTXzwm G1ZaxhS9GVHYODxqJil101Wp1YclmF36eufVhDpFsg8Lb1A3ZicZC9lqhDoCCF6hKEhm QFXK3bLIWu3iRAz1dWGJ7E4fxVQBK6d3P0J5uSFB3MT5YYbUwz5WgL6WafQaKO56XQ3o VduA== X-Forwarded-Encrypted: i=1; AJvYcCXE/fqDIJy3WJjwr3SM2pavS9YeLv5HVmYHlstDRJraaNmI9TqIYmy4k+yNickHpYtQeOH2hSWY573wUfM=@vger.kernel.org X-Gm-Message-State: AOJu0YyiEzZlLhV85nNjIEus36CBtwAFyHilrHRUNtFJCAJ7ZhTynpHl cI/wIiC+Fv33/lN51MgOub7dgXj510ri1FwW+Jnczdzj7wcx4HYKRLoqsd8grjQ1mVFexA== X-Gm-Gg: ASbGnctt/CiNK0yP6xhJOyReI1T9kl1ApAo0FCYoo6DkMNNUrcAvuBEQ6c28RqOEGLh 1rNyGxWWLnZjs10x0Y7PX9rVk+lrUSOzrlG+cNf0Zc5fjN2UYfRGmJUBNcciKlUmjAAEMe3tEuO KrnbM0m9VCnrGLlrIQVODnHlxEfunQS4Hx4uADLJeWOpjft0JaNCnhVxVhRVo8QayOGLTJbrmti DTSyR3ShKK/goX8F/W05w1J0geYmTdP4SNafreB2rskA2tRLjHGxUzjJuS9L7N2F9Py0YW7O21Y UmQfK/LGECiE4jHKxm0XyB/ZrSw5oxbIKIf/n4OnLlq4gpQXLkvb36DFpdx2fMpS1PMARsTU X-Google-Smtp-Source: AGHT+IHqCVaTx+Zo/ZhLN8nV15GA37hucjQNhkIyJTdprZyehXyLUJqRIXSiNEYt74/4LKAnPv46oQ== X-Received: by 2002:a05:6a20:7f99:b0:21c:fa68:c33a with SMTP id adf61e73a8af0-227213b11c9mr2166896637.23.1751698842226; Sat, 05 Jul 2025 00:00:42 -0700 (PDT) Received: from localhost.localdomain ([119.8.44.69]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-74ce43d5186sm3638341b3a.169.2025.07.05.00.00.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 05 Jul 2025 00:00:41 -0700 (PDT) From: Han Gao To: devicetree@vger.kernel.org Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Chen Wang , Inochi Amaoto , Han Gao , linux-riscv@lists.infradead.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org Subject: [PATCH v3 2/3] riscv: dts: sophgo: add ziccrse for sg2042 Date: Sat, 5 Jul 2025 15:00:13 +0800 Message-ID: <859df9a05e1693fec9bd2c7dcf14415bb15230bd.1751698574.git.rabenda.cn@gmail.com> X-Mailer: git-send-email 2.47.2 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" sg2042 support Ziccrse ISA extension [1]. Link: https://lore.kernel.org/all/20241103145153.105097-12-alexghiti@rivosi= nc.com/ [1] Signed-off-by: Han Gao Reviewed-by: Inochi Amaoto Reviewed-by: Nutty Liu --- arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi | 320 ++++++++++++-------- 1 file changed, 192 insertions(+), 128 deletions(-) diff --git a/arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi b/arch/riscv/boot/= dts/sophgo/sg2042-cpus.dtsi index dcc984965b6b..f483f62ab0c4 100644 --- a/arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi @@ -259,8 +259,9 @@ cpu0: cpu@0 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <0>; i-cache-block-size =3D <64>; @@ -285,8 +286,9 @@ cpu1: cpu@1 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <1>; i-cache-block-size =3D <64>; @@ -311,8 +313,9 @@ cpu2: cpu@2 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <2>; i-cache-block-size =3D <64>; @@ -337,8 +340,9 @@ cpu3: cpu@3 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <3>; i-cache-block-size =3D <64>; @@ -363,8 +367,9 @@ cpu4: cpu@4 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <4>; i-cache-block-size =3D <64>; @@ -389,8 +394,9 @@ cpu5: cpu@5 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <5>; i-cache-block-size =3D <64>; @@ -415,8 +421,9 @@ cpu6: cpu@6 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <6>; i-cache-block-size =3D <64>; @@ -441,8 +448,9 @@ cpu7: cpu@7 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <7>; i-cache-block-size =3D <64>; @@ -467,8 +475,9 @@ cpu8: cpu@8 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <8>; i-cache-block-size =3D <64>; @@ -493,8 +502,9 @@ cpu9: cpu@9 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <9>; i-cache-block-size =3D <64>; @@ -519,8 +529,9 @@ cpu10: cpu@10 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <10>; i-cache-block-size =3D <64>; @@ -545,8 +556,9 @@ cpu11: cpu@11 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <11>; i-cache-block-size =3D <64>; @@ -571,8 +583,9 @@ cpu12: cpu@12 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <12>; i-cache-block-size =3D <64>; @@ -597,8 +610,9 @@ cpu13: cpu@13 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <13>; i-cache-block-size =3D <64>; @@ -623,8 +637,9 @@ cpu14: cpu@14 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <14>; i-cache-block-size =3D <64>; @@ -649,8 +664,9 @@ cpu15: cpu@15 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <15>; i-cache-block-size =3D <64>; @@ -675,8 +691,9 @@ cpu16: cpu@16 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <16>; i-cache-block-size =3D <64>; @@ -701,8 +718,9 @@ cpu17: cpu@17 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <17>; i-cache-block-size =3D <64>; @@ -727,8 +745,9 @@ cpu18: cpu@18 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <18>; i-cache-block-size =3D <64>; @@ -753,8 +772,9 @@ cpu19: cpu@19 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <19>; i-cache-block-size =3D <64>; @@ -779,8 +799,9 @@ cpu20: cpu@20 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <20>; i-cache-block-size =3D <64>; @@ -805,8 +826,9 @@ cpu21: cpu@21 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <21>; i-cache-block-size =3D <64>; @@ -831,8 +853,9 @@ cpu22: cpu@22 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <22>; i-cache-block-size =3D <64>; @@ -857,8 +880,9 @@ cpu23: cpu@23 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <23>; i-cache-block-size =3D <64>; @@ -883,8 +907,9 @@ cpu24: cpu@24 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <24>; i-cache-block-size =3D <64>; @@ -909,8 +934,9 @@ cpu25: cpu@25 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <25>; i-cache-block-size =3D <64>; @@ -935,8 +961,9 @@ cpu26: cpu@26 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <26>; i-cache-block-size =3D <64>; @@ -961,8 +988,9 @@ cpu27: cpu@27 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <27>; i-cache-block-size =3D <64>; @@ -987,8 +1015,9 @@ cpu28: cpu@28 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <28>; i-cache-block-size =3D <64>; @@ -1013,8 +1042,9 @@ cpu29: cpu@29 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <29>; i-cache-block-size =3D <64>; @@ -1039,8 +1069,9 @@ cpu30: cpu@30 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <30>; i-cache-block-size =3D <64>; @@ -1065,8 +1096,9 @@ cpu31: cpu@31 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <31>; i-cache-block-size =3D <64>; @@ -1091,8 +1123,9 @@ cpu32: cpu@32 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <32>; i-cache-block-size =3D <64>; @@ -1117,8 +1150,9 @@ cpu33: cpu@33 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <33>; i-cache-block-size =3D <64>; @@ -1143,8 +1177,9 @@ cpu34: cpu@34 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <34>; i-cache-block-size =3D <64>; @@ -1169,8 +1204,9 @@ cpu35: cpu@35 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <35>; i-cache-block-size =3D <64>; @@ -1195,8 +1231,9 @@ cpu36: cpu@36 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <36>; i-cache-block-size =3D <64>; @@ -1221,8 +1258,9 @@ cpu37: cpu@37 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <37>; i-cache-block-size =3D <64>; @@ -1247,8 +1285,9 @@ cpu38: cpu@38 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <38>; i-cache-block-size =3D <64>; @@ -1273,8 +1312,9 @@ cpu39: cpu@39 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <39>; i-cache-block-size =3D <64>; @@ -1299,8 +1339,9 @@ cpu40: cpu@40 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <40>; i-cache-block-size =3D <64>; @@ -1325,8 +1366,9 @@ cpu41: cpu@41 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <41>; i-cache-block-size =3D <64>; @@ -1351,8 +1393,9 @@ cpu42: cpu@42 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <42>; i-cache-block-size =3D <64>; @@ -1377,8 +1420,9 @@ cpu43: cpu@43 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <43>; i-cache-block-size =3D <64>; @@ -1403,8 +1447,9 @@ cpu44: cpu@44 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <44>; i-cache-block-size =3D <64>; @@ -1429,8 +1474,9 @@ cpu45: cpu@45 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <45>; i-cache-block-size =3D <64>; @@ -1455,8 +1501,9 @@ cpu46: cpu@46 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <46>; i-cache-block-size =3D <64>; @@ -1481,8 +1528,9 @@ cpu47: cpu@47 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <47>; i-cache-block-size =3D <64>; @@ -1507,8 +1555,9 @@ cpu48: cpu@48 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <48>; i-cache-block-size =3D <64>; @@ -1533,8 +1582,9 @@ cpu49: cpu@49 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <49>; i-cache-block-size =3D <64>; @@ -1559,8 +1609,9 @@ cpu50: cpu@50 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <50>; i-cache-block-size =3D <64>; @@ -1585,8 +1636,9 @@ cpu51: cpu@51 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <51>; i-cache-block-size =3D <64>; @@ -1611,8 +1663,9 @@ cpu52: cpu@52 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <52>; i-cache-block-size =3D <64>; @@ -1637,8 +1690,9 @@ cpu53: cpu@53 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <53>; i-cache-block-size =3D <64>; @@ -1663,8 +1717,9 @@ cpu54: cpu@54 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <54>; i-cache-block-size =3D <64>; @@ -1689,8 +1744,9 @@ cpu55: cpu@55 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <55>; i-cache-block-size =3D <64>; @@ -1715,8 +1771,9 @@ cpu56: cpu@56 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <56>; i-cache-block-size =3D <64>; @@ -1741,8 +1798,9 @@ cpu57: cpu@57 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <57>; i-cache-block-size =3D <64>; @@ -1767,8 +1825,9 @@ cpu58: cpu@58 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <58>; i-cache-block-size =3D <64>; @@ -1793,8 +1852,9 @@ cpu59: cpu@59 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <59>; i-cache-block-size =3D <64>; @@ -1819,8 +1879,9 @@ cpu60: cpu@60 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <60>; i-cache-block-size =3D <64>; @@ -1845,8 +1906,9 @@ cpu61: cpu@61 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <61>; i-cache-block-size =3D <64>; @@ -1871,8 +1933,9 @@ cpu62: cpu@62 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <62>; i-cache-block-size =3D <64>; @@ -1897,8 +1960,9 @@ cpu63: cpu@63 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <63>; i-cache-block-size =3D <64>; --=20 2.47.2