From nobody Thu Apr 9 16:25:43 2026 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC052392C5F for ; Sat, 7 Mar 2026 15:55:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772898929; cv=none; b=qB1+Zb01I4fey0UTfXt0tulc8hRudymqXBDlVnXoRxxX80SwrZ9xAthkoBc0iFbozEanRsIWARWCs+d4JY+nbLz3UDwfuEOeX1A3wC8glf6yQspmX8XrefMiGuNCtqJpmWNB+7l4lSupUrUH4PxxpntJHgRd4U0eQKjd8vUdOnU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772898929; c=relaxed/simple; bh=WwcnzTDrYZrReBeFBRi/rGMg2hr6XWFysYmo4wdipsk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=B9ckS9sUiQhMhrsBdfyjHDJi3TZ0kOcE+vhGisRyW+vRgykes1dGqp5ID2KF4p5topQM+grAJ625N4alGDaxah5QmR7iB9Lqx5YrPakv3Ku+CjO3eNMlHW+o3pQfRinGa4gLhwTipGwC3ukKMjA20502A5TTIWbniYfLwgs3VX0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Jmc82a+H; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Jmc82a+H" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-439aeed8a5bso7433014f8f.3 for ; Sat, 07 Mar 2026 07:55:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772898920; x=1773503720; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tAEe+cuuDHuRMfbZjHa6/1YpDdum6v0UhYvwnCVfMAE=; b=Jmc82a+HjvcVLhEX8PhEevHjTezMxaBm8abjXyeh6uJZwutWuw2EYdmhtPyu96V+R7 OnbPdHP60IrJoJiADT1CiBn3+D7wDBaLCK3iXIi7NDv7LnXW6WrfrJU9fdx5SAuYiN5o rtrxeGkl6hDGglZ2vGn2uePehYnM683JBxY3Cg4L2hg3JYojWNnwx/d9X3/OeF3s4CPB 2i62F21TDQeW/ZtUlnDusAANRlHCBD0EQfbK11YTSnxSNePcPyjSG3HpxDnkBt7NKiRz QLgVadM4UHRT9o+KlL0Lsef8/2i3Ol6DHQwyJ/YIZiuR+x9NmK3qjQe51euhjggu5/ld zDBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772898920; x=1773503720; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=tAEe+cuuDHuRMfbZjHa6/1YpDdum6v0UhYvwnCVfMAE=; b=fGF1ujhHW3N24EmqzIYkYxMDnh9tajBs3klYHBSJB9rJO9mdT6fRSe1phHAgn5epCY yJFUcPfsSnJWVmi513oShzYcTy0WhSkyHVRnFlfASSfEK/QFygasH/sW4EvmKTTYzmRX VG2YP1Z6JnXW10ihWzaCJNkDT6nORHaBBvy4d4J9reTNzSBMHc0s8n0bzK4u+fTwGQaX SWWhxRLW2o/bbBaxdzwIRCjvL8JifIClUNBHwG3xmgUtafM4QVwxLX6bUmaL4Y23y4+S Js/+0p8h0TPB9Dt5a0Knp1T9D7qcuSz1bQqZpkOyMEGXrln+MWxbj8iDSxowBYOl/Ygd uBVQ== X-Forwarded-Encrypted: i=1; AJvYcCURvVN8od8OgFkDEXcg0i6+JiKh4WVsnpr40UoBJurwu7Bjoc7dZLLeUWKlVmcrIMT3oP8dEi6QHPJE+Tc=@vger.kernel.org X-Gm-Message-State: AOJu0YwhiqAIeL1295Y0GkDnu9HkO3WJlceG70pGGoc+OOLdeXwR1lIe nqPlOP/esX4EG1nmnB3OQarjcfqjCHjDw4YiPFQLpdYqO1I4vk25rS5M X-Gm-Gg: ATEYQzxUpFdhenVXi5XkiptKVJxyAu5oEpkfJcD4T79gcIjK0RyxJvceaukZ7D1RXR9 5mf1SjWkczquHOZ/n44IjnetQkYFnnY68FIXuXGJjNZ9KXR+9mS1K+Ac26OVncnnYFp98WHA8/k fgifKUY07m/FjEGpvoXPp8Wa0hYOFGZLkobEXvWZxWEGT5rnPr5z+Rl17P0ffZUOXCqZ1f7zQcD CuGn8Ad6qIbB1SMMhpK7rV2xue3dHsXTBrbDdvHkApVS/YdlGWVb+2LTZUcW2MhQwzYda3IWHww VEtRSRg/n9pehvqUq7SZYgXd1eExfatma+Qbv4DSghGZdzS0lPdsp1MpLN+hDYlU0OiFZoRFfNx svcSpe2+2+Hj0ptzXWKLmjbadeILJHdsfVGS59AEhoLOBI4SBbyAUlG4/xDn48v94KAvffmKJPt pD6fYwcf241pfd0+6ql/Y5bTvRRPkG6vv6HZh0T1WFaBFjl9GuVGQqWOQ4sCj7KVfZHyxNdYmL5 bWKsjy0WcHVXR/PKo2VhNlG2g== X-Received: by 2002:a05:600c:8b01:b0:477:9814:6882 with SMTP id 5b1f17b1804b1-485269198bdmr97014915e9.5.1772898920009; Sat, 07 Mar 2026 07:55:20 -0800 (PST) Received: from GLaDOS.lan (93-35-179-236.ip56.fastwebnet.it. [93.35.179.236]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48527681a3esm261097785e9.4.2026.03.07.07.55.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 07 Mar 2026 07:55:19 -0800 (PST) From: Stefano Radaelli To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Subject: [PATCH v3 08/11] arm64: dts: imx8mm-var-som-symphony: Enable uSD on USDHC2 Date: Sat, 7 Mar 2026 16:54:44 +0100 Message-ID: <852dfa2a90430b3f43dca70d3fae18c6df953250.1772898346.git.stefano.radaelli21@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli From: Stefano Radaelli Enable the microSD slot on the VAR-SOM Symphony carrier board. Configure USDHC2 with card-detect GPIO, pinctrl states for the supported bus speeds and the required VMMC supply. Update the VMMC regulator to match the latest carrier revision by moving the enable GPIO to GPIO4_IO22 and adding the required off-on delay. Signed-off-by: Stefano Radaelli --- v2->v3: -=20 v1->v2: -=20 .../dts/freescale/imx8mm-var-som-symphony.dts | 59 ++++++++++++++++++- 1 file changed, 57 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts b/ar= ch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts index 86246de8f36f..66c306f755af 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts @@ -24,7 +24,8 @@ reg_usdhc2_vmmc: regulator-usdhc2-vmmc { regulator-name =3D "VSD_3V3"; regulator-min-microvolt =3D <3300000>; regulator-max-microvolt =3D <3300000>; - gpio =3D <&gpio2 19 GPIO_ACTIVE_HIGH>; + gpio =3D <&gpio4 22 GPIO_ACTIVE_HIGH>; + off-on-delay-us =3D <20000>; enable-active-high; }; =20 @@ -227,6 +228,18 @@ &usbotg2 { status =3D "okay"; }; =20 +/* SD */ +&usdhc2 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio1 10 GPIO_ACTIVE_LOW>; + vmmc-supply =3D <®_usdhc2_vmmc>; + bus-width =3D <4>; + status =3D "okay"; +}; + &pinctrl_fec1 { fsl,pins =3D < MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3 @@ -287,7 +300,7 @@ MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1 0x120 =20 pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { fsl,pins =3D < - MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41 + MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22 0x41 >; }; =20 @@ -311,4 +324,46 @@ MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX 0x140 MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX 0x140 >; }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0 + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4 + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6 + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins =3D < + MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10 0xc1 + >; + }; }; --=20 2.47.3