From nobody Thu Apr 9 17:59:06 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0903D449EB0 for ; Fri, 6 Mar 2026 19:58:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772827132; cv=none; b=ViH4OfKPFQytwISsEyHIB9k4v3MkJGSdmq89wYhYDV1EmoxRRoLIs4sctFcKpxKH6lbUyFvxDAEUsNP0PRjio1dZW/T3ar84oBMXUguUmRAz55Wy8rQEcPRJsS4nG1i2VwsjqdoWe2JSX+ceM8qsF/NPlWFGzdATcaSkHx+w+NU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772827132; c=relaxed/simple; bh=u4X5+DI91wbkbi2KLD4hT90jM52B2TkovsBJfJswZb0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ZROGyhVo9ap/bEgQ/Ezg1iN0t7Ni/Qh93N637zryGuaHkQaWztf8KWKJsl1crVqDWR0HsiVUoqcoqy0Zo9VjMEzgSI/M8mFbh0kvvX1a00XHm+OBI3rDOuiKJzwgUlGQujamxYLbN5pnwGV39YISLGxHn3A+UIaxc0fSO/3iKiA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HaSu8FiH; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HaSu8FiH" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-48529c325f0so4896675e9.0 for ; Fri, 06 Mar 2026 11:58:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772827128; x=1773431928; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=aNK1v/PEn41q4OPJG8Vn10SgkMQvYdWa3Iwstjk7m/s=; b=HaSu8FiHOaK4jDtG/xZmxY703arneDO6VfSb8HkCUyjVdbTTVc5Mt0AvtQ4NEbDOf6 CYiNm4NYKVmUxqvuOercmX2/8SGT48UN4ZhWq7FzaORasLUn1ivV9Dsi0HrNRvonW9/C eX1+b/88T0yYqi5R7II2DhnQ+yZdMF9sHlHBH/yYYseFleJf6VC5VIcTffT1wCrr7lb5 pO/vFlD8LSGxTuMxbzgbQPJbGMYjR5sfKmXO93IrWioEjfQZpIC+5p5c8pyZuJ7Fy3Ke ofJG1TUpIFmnM52C07FjsIUbVWA2aoGZF2HKfsEkzrD6Ie7pg+a/GVL2oG7wnJ2lNFfD eDig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772827128; x=1773431928; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=aNK1v/PEn41q4OPJG8Vn10SgkMQvYdWa3Iwstjk7m/s=; b=O1IMr2a48leEceUE5uOovYdgfw2TGRsYJBvDA4oIl00elO6e0Oy3AkmbDjZUB9mEoP GlzfESwt6NNQQkvbZnHUkECXaoxGbH+Hcr/CFEIXdduKI7ibpAN0/viDk1IJfQrOtdGT XLK+AZPmBfl4PAUSYZ6GV+U94AGGiHif0YGvg2UW+UUAf7+Toml+0YIh2QjZBo3UHQEx YP4oD3VRdZ4PYgRqhmJwF0EHCvlrTLa9Q0+Z2WZLjj/ji9kxck/XbIs+0BxrBNS6I6Da eHsWj5vwuqU3hLJJSdDnNiGY7NkQniBfk/RxfixRZNdC0GVs+70k8fHfjpopfwmoz9Zq ti2Q== X-Gm-Message-State: AOJu0Yysp1MC9iV9+xqOv60spfAAfpM3wd5CAIejfqthSFuKHzBLyi84 Rhf/kLU8nmco5GgjDrBYpZinegtL1nru+M/zJmr+L5t2JuNYmmir+rxrem8WpA== X-Gm-Gg: ATEYQzyZmel++duPwrcE61ZQPEs/Hb9S46C0OBefVyRcg9WVAMD3n+Q6K3V1yVkHdlt hZECn9LveIyEkM1u8VvetTJFLLk344uCBtRMO/S/3qBfX4wAm/2Nbm+2j0S84DTS/rz1hILPdkJ iopVeXkk1IyzzfIHeCSTHko23WORSvQKWwxXXWg+s8Yn2XMJ2Viqd8ATtLNmFCAm+yIRuiGkATw ZlOoPRLfHSG/52UGg1NnchIxT/CsppPPqJ2Tt2wwOGn+Xt+kpY9YYIpwJF/0e8nI2hlnkEkdtMi 5XvOyoLVY9Wj6Fl0XNMBEWFyf5lfWcku0fZJX67Jv+cGzatWZb7VmBIRPjOUpwYrmNfkOH2/TiC QCCMU6PtxEbGX3Z9pKIx0N4tb3ATDK6ftAWvW1c9Z40EPRfxxO/3Qeyp+MaLN2crYoUmy4L3Urb t6mTLkDTE1r9fklXRRdg1rHgFEU9/0GVRR+DkbF5W/2onpMk/ZHmhJEMZYv5uaU6zrli65DeZHr uqHzhqMoW7mw5RAcTysoVv+5RJYTuSujV6qga0= X-Received: by 2002:a05:600c:c10d:b0:485:2af3:3f8d with SMTP id 5b1f17b1804b1-4852af34027mr19015335e9.14.1772827128159; Fri, 06 Mar 2026 11:58:48 -0800 (PST) Received: from Lord-Beerus.station (net-188-152-100-94.cust.dsl.teletu.it. [188.152.100.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48523803b5fsm25167265e9.7.2026.03.06.11.58.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Mar 2026 11:58:47 -0800 (PST) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Subject: [PATCH v2 08/11] arm64: dts: imx8mm-var-som-symphony: Enable uSD on USDHC2 Date: Fri, 6 Mar 2026 20:58:27 +0100 Message-ID: <852dfa2a90430b3f43dca70d3fae18c6df953250.1772826534.git.stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Enable the microSD slot on the VAR-SOM Symphony carrier board. Configure USDHC2 with card-detect GPIO, pinctrl states for the supported bus speeds and the required VMMC supply. Update the VMMC regulator to match the latest carrier revision by moving the enable GPIO to GPIO4_IO22 and adding the required off-on delay. Signed-off-by: Stefano Radaelli --- v1->v2: -=20 .../dts/freescale/imx8mm-var-som-symphony.dts | 59 ++++++++++++++++++- 1 file changed, 57 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts b/ar= ch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts index 86246de8f36f..66c306f755af 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts @@ -24,7 +24,8 @@ reg_usdhc2_vmmc: regulator-usdhc2-vmmc { regulator-name =3D "VSD_3V3"; regulator-min-microvolt =3D <3300000>; regulator-max-microvolt =3D <3300000>; - gpio =3D <&gpio2 19 GPIO_ACTIVE_HIGH>; + gpio =3D <&gpio4 22 GPIO_ACTIVE_HIGH>; + off-on-delay-us =3D <20000>; enable-active-high; }; =20 @@ -227,6 +228,18 @@ &usbotg2 { status =3D "okay"; }; =20 +/* SD */ +&usdhc2 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio1 10 GPIO_ACTIVE_LOW>; + vmmc-supply =3D <®_usdhc2_vmmc>; + bus-width =3D <4>; + status =3D "okay"; +}; + &pinctrl_fec1 { fsl,pins =3D < MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3 @@ -287,7 +300,7 @@ MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1 0x120 =20 pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { fsl,pins =3D < - MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41 + MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22 0x41 >; }; =20 @@ -311,4 +324,46 @@ MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX 0x140 MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX 0x140 >; }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0 + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4 + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6 + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins =3D < + MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10 0xc1 + >; + }; }; --=20 2.47.3