From nobody Sun Apr 5 13:05:43 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E1B923CD8BA for ; Thu, 19 Mar 2026 18:41:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773945716; cv=none; b=YszuOfmU7P1VOge84ULlASThiMDVquEkQRDpVyUjGWrB6r7GItDFlccXNFpR5qPkgAhemiKKAR90MFWdkdX8cibQUTEpuV++T67dHOGhXclEP8eiJ7CBHsAoZB2vYx5n1aPs87SrUICj/E5EKFxF+Y1wMJiJriqcI/LJmuvYteQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773945716; c=relaxed/simple; bh=hLLpvx4fWfaISY1k8IjnB/a57kf/mIgsX/Z73kiBW4I=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lOoabxVflzpm2BnPcwP7152xt9A7SIfUcZyCJIMfDSP/qB4wORTrpVE99dQEbLitSCEhG9T2S5Oo/HPAVlqLdmhUkmDVVqmzc8ZdXgshK2OcHP+ps+Ed1Z0iBP1nHSo9+o731UmMxaOMFKq/PgBDTwYj7l9tZGxJaTTi1kgU/Vo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=b/vgmuuH; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="b/vgmuuH" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-486fd27754bso5099205e9.3 for ; Thu, 19 Mar 2026 11:41:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773945713; x=1774550513; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hsRjlpj8112gDvVfzgcWIwNrv5kQelDCvuBWHshniGY=; b=b/vgmuuH9uZ7O32u0GV2vESgICSow37OJsMaRFtEU8e/ATHT522FJA6cHLpiTBHO7b 1Q3DHpWymLzlndBr1xC8rHDFqOPzfD2ykwCv1PV+7sj2ZF58Msh9HOeg/f58SJlkl3eG PnTNOiWcuy8ICyT13DeLSO1oDHTakTh4E4onsHqN/6mzwak4i0xFD4mXjXqScJoL9vwN 2JmKHn8z/sjOtn/lTl1n/g4fR56KytE+LqwXBOstvkpV5nvojGHlBNo/XgBFRfD7PhI7 7e05CEeX4SCww/7aaM2mYspBt9i0fcanwqJTnhzWnxeRIuOua5PwhqImGyr3NCflI2Bk OOQw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773945713; x=1774550513; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=hsRjlpj8112gDvVfzgcWIwNrv5kQelDCvuBWHshniGY=; b=IsqzzgavPJY+6UREcxdo1gaVZpopRS6LaPKklN+X+VzGVPsdW9+bH5ErPOfqckzorN qKrNdOr9LFI+31AaKWD17cgPSw1kzg1QI/pT3MuCOB1oQ6sQP3mJCTTk19gEfIEu1mtM rVxdGPHYB5XEU+YdZG4pSx6GfvrYZBPFmhXli4C8JsKMbGwfTRXSVYw+qCmqKUkVxyK6 VMk9y61/27wtR3C1dDElN1nLGwOo6yGwW6O7lsO7LxSsoIYtqidX38v3aDezVzJ3G7kr cGiWVkF91zODjk23Xc0ZeGLjLvdq99vli6QTMOYtbwQc830DJC01zXLlYL/nVEeQcDTn Sqiw== X-Gm-Message-State: AOJu0YyALLZrx+JVia0tfQ7C5TcQY/NFZJEQNpdmmQsBOukX3vwjyY/q YSkjNrSTa2o5H5iKqu/07JGwBD2v/kcjzm/f3vj8p2L/0rSVHpZLZWxucvW7Ow== X-Gm-Gg: ATEYQzzy83Fx0OnWp3k23ktAiFQNzNMvVGKTiOvhkC+i7Eoa6LTTGTJLEbDL73fWG6o 3RXIVOIFKQC2a8g0r3z/h5HeqRRr3DU9a/6QomWJ7IsHNmk1ZdllIrMwxvjIDB4O8mhILxJ/fnK 12CidvSck91/f+QuYV+S9w/FBUUUeP+kbqeYoAZUFpDEjAO0eOf9+BES8M42GvW9/OcnP2ABbYe G0H3b8ENhaG2navrDSb7Q4xtZXxrOfVPL7uiMcp7CPnQ5pgrNeHWEXPhC1bvgmFsVuuKGsJz6YU 8nUsPVyZHxrjUzciafdiFPzym4aVal9zMFiH8YTxz72NYUb0U2QJJVVwysq2sBsMCzZ8dQjSdOR PizX1mvra0LJixX3YzeIA66Qtv2p/qsLFitZz8IsTBw2XT3ZyH5kjrcRI4mV9fMZMHNIuVzmeKX eTKoU03ZsngJlhwDgvl0cgKSS/Ju3KXKZMthkQKDByRr8uxk8m68WKzWT4+LUAodl3P2i26D7lE jCcRX2e4en3ioeuj9bgA+tJDIBfu1+lZyy6SRo= X-Received: by 2002:a05:600c:4750:b0:485:3812:36dc with SMTP id 5b1f17b1804b1-486fedbd0bbmr2722735e9.9.1773945713116; Thu, 19 Mar 2026 11:41:53 -0700 (PDT) Received: from Lord-Beerus.station (net-188-152-100-94.cust.dsl.teletu.it. [188.152.100.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f8b1fe65sm77289195e9.5.2026.03.19.11.41.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 11:41:52 -0700 (PDT) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v4 03/11] arm64: dts: freescale: imx8mm-var-som: Update FEC support with MaxLinear PHY Date: Thu, 19 Mar 2026 19:40:23 +0100 Message-ID: <7f26d7a437b76a60475fa5373803eeb2bea125b0.1773944896.git.stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Update the FEC Ethernet controller on the i.MX8MM VAR-SOM to match the latest SOM hardware revision using the integrated MaxLinear MXL86110 PHY. Add the PHY VDDIO supply regulator, adjust reset timings and add a pinctrl sleep state for low-power operation. The PHY LED signals originate on the SOM, but the actual LEDs are part of the carrier implementation (RJ45 connector). Move the LED configuration to the Symphony carrier device tree, matching the evaluation board LED wiring. Wake-on-LAN via magic packet is not supported at the VAR-SOM level and is therefore not enabled in the SOM device tree nor in the official evaluation carrier board configuration (symphony). Designs requiring WoL support may enable it in their own carrier-specific device trees if properly integrated at the hardware level. Signed-off-by: Stefano Radaelli --- v3->v4: - Remove wrong enet reset gpio hog v2->v3: -=20 v1->v2: - Moved phy LED configurations to symphony dts .../dts/freescale/imx8mm-var-som-symphony.dts | 20 +++++++++- .../boot/dts/freescale/imx8mm-var-som.dtsi | 39 +++++++++++++++++-- 2 files changed, 55 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts b/ar= ch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts index 819707e6f3bf..9f4e004f0a37 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts @@ -5,6 +5,7 @@ =20 /dts-v1/; =20 +#include #include "imx8mm-var-som.dtsi" =20 / { @@ -71,7 +72,24 @@ led { }; =20 ðphy { - reset-gpios =3D <&pca9534 5 GPIO_ACTIVE_HIGH>; + leds { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@0 { + reg =3D <0>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + + led@1 { + reg =3D <1>; + color =3D ; + function =3D LED_FUNCTION_LAN; + linux,default-trigger =3D "netdev"; + }; + }; }; =20 &i2c2 { diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-som.dtsi b/arch/arm64= /boot/dts/freescale/imx8mm-var-som.dtsi index da3c7332ec34..24924ee1e8c7 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-var-som.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-som.dtsi @@ -24,6 +24,13 @@ reg_eth_phy: regulator-eth-phy { gpio =3D <&gpio2 9 GPIO_ACTIVE_HIGH>; enable-active-high; }; + + reg_phy_vddio: regulator-phy-vddio { + compatible =3D "regulator-fixed"; + regulator-name =3D "vddio-1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; }; =20 &A53_0 { @@ -99,12 +106,17 @@ touchscreen@0 { }; =20 &fec1 { - pinctrl-names =3D "default"; + pinctrl-names =3D "default", "sleep"; pinctrl-0 =3D <&pinctrl_fec1>; + pinctrl-1 =3D <&pinctrl_fec1_sleep>; + /* + * The required RGMII TX and RX 2ns delays are implemented directly + * in hardware via passive delay elements on the SOM PCB. + * No delay configuration is needed in software via PHY driver. + */ phy-mode =3D "rgmii"; phy-handle =3D <ðphy>; phy-supply =3D <®_eth_phy>; - fsl,magic-packet; status =3D "okay"; =20 mdio { @@ -116,7 +128,8 @@ ethphy: ethernet-phy@4 { reg =3D <4>; reset-gpios =3D <&gpio1 9 GPIO_ACTIVE_LOW>; reset-assert-us =3D <10000>; - reset-deassert-us =3D <10000>; + reset-deassert-us =3D <100000>; + vddio-supply =3D <®_phy_vddio>; }; }; }; @@ -366,6 +379,26 @@ MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x19 >; }; =20 + pinctrl_fec1_sleep: fec1sleepgrp { + fsl,pins =3D < + MX8MM_IOMUXC_ENET_MDC_GPIO1_IO16 0x120 + MX8MM_IOMUXC_ENET_MDIO_GPIO1_IO17 0x120 + MX8MM_IOMUXC_ENET_TD3_GPIO1_IO18 0x120 + MX8MM_IOMUXC_ENET_TD2_GPIO1_IO19 0x120 + MX8MM_IOMUXC_ENET_TD1_GPIO1_IO20 0x120 + MX8MM_IOMUXC_ENET_TD0_GPIO1_IO21 0x120 + MX8MM_IOMUXC_ENET_RD3_GPIO1_IO29 0x120 + MX8MM_IOMUXC_ENET_RD2_GPIO1_IO28 0x120 + MX8MM_IOMUXC_ENET_RD1_GPIO1_IO27 0x120 + MX8MM_IOMUXC_ENET_RD0_GPIO1_IO26 0x120 + MX8MM_IOMUXC_ENET_TXC_GPIO1_IO23 0x120 + MX8MM_IOMUXC_ENET_RXC_GPIO1_IO25 0x120 + MX8MM_IOMUXC_ENET_RX_CTL_GPIO1_IO24 0x120 + MX8MM_IOMUXC_ENET_TX_CTL_GPIO1_IO22 0x120 + MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x100 + >; + }; + pinctrl_i2c1: i2c1grp { fsl,pins =3D < MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3 --=20 2.47.3