From nobody Sun Feb 8 17:04:16 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C9E42392B78 for ; Tue, 13 Jan 2026 14:13:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313641; cv=none; b=E1Pu0LsRPjax4j37am7MYZh939IPwxMOLjmK//gFtnx+Kunz1MTbvlsObwXPizOLJoNEZsOjEguWhy/T39Ud2f9buVj+Ghaj3B3bseK5MTwomR1QBBiaVqAAWsGM3fQ6AApoYu11vLJMR8e71yrhLGY1K0UwZ3xFwWPB507KsCw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313641; c=relaxed/simple; bh=CKKW/gznSDOPnlhwknSKAxHfsRLSGV4Nuag72DM6Dyo=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=guACwuabLsDaQ3dPhwthoEI5JD/y3qjwbf8vUv2mWqbNdQF8rIus6bhabhIiD/khhUDRZWaVHyl5DOPEVXx5+zlTY4RWv3VaAEOYg9N4rguCI7QQhwWtb3FOi9wjOOoNSQ0vuWYLLytiPeOhY5S1JIcdn0Dhu7xSfSIPIuZY+R0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nMUfFQoY; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nMUfFQoY" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-47edffe5540so3020345e9.0 for ; Tue, 13 Jan 2026 06:13:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768313634; x=1768918434; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=wIl4MJEHigyP1D4DG/B4IxRmiFqSM8hzu8VMWNA8Grc=; b=nMUfFQoYDK6jx3qMp5cu1uz78jp4NBTslIgEX6eavV+NvzK+ApgVmP+UN6wtR8FvNY 1MNKHywyzCLyTJR8uaLWWccayWXSBK0/QNUelzx6W/8wdnh/vhwGcChU7FXgk2QC03Ig XJX6aNuMZPXNKW0eTaxkhK2lTIfb+q0ypxoChO72ZOqx9RZMts38cT1vFkXqmdAblOFN r7W87e1FzDW4hmTzCevxCVknhrkt6/tcKnhBCy4CY4CRBlWJaiN74Nve5K5Lhrju2D2S XESymgW0VFtQrG8hHSgbSxHRtAG6ND1Ig5yDyFZU0S+khHkdQ0XWqEsmQFXPL+O66CFo Y66Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768313634; x=1768918434; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wIl4MJEHigyP1D4DG/B4IxRmiFqSM8hzu8VMWNA8Grc=; b=YMBL5L7ADg6Dwax3d65IKigbyBFJMQ8nikd1un+RA+c0RpcuSxWNna+4B7WiZ5NKVx pFlEe9CknPfSgf3MNpCcwmtUdyaz0RT1yvU7EMMHWWMiS/6V4t6BiPcOSmFpbz7NXuRx Wbpz85Vzj0TELKfnOMebsGXbdsYnHHmzpCTXjBHmeftnpeNci02CU8CbXodb3rN9twa1 vhWtomT8lbVAs4JHpglSqIecDocG4iLu5q49cBSkKGngAwHr1WqiXTW+VOicmGuiT0AT cbN1DMnfZdcbtE3cHzg61Nlb+jvGgWuk4RCqOngzqV2O4wBTh4+nA8kmNtcCTGeOmann tYtg== X-Forwarded-Encrypted: i=1; AJvYcCX53dPD9JkNPuA3Zm17qUMxvXYcjuqWy+tsmnOuf1lsEKxvvNIctJEOIA5BX2ECetoX9aPJ/vf29Iiej+I=@vger.kernel.org X-Gm-Message-State: AOJu0YxngaLhsVHmfze+g1M3n4XOYaZJb4SmKGPHEneG+e+DjxChLvnh cYAdPNVKfeSKI0S0NI+ZL1ZKJn+d+xF51TkhuA/wXySUAVmFvi69YIuqg3ywzC7J5nU= X-Gm-Gg: AY/fxX57eHnCumQqejA3Fd31aX16/H6ASG1o1/UKAspescQpQ7J31UblAe6rXJzTVvO Etok6gVvLM1UbD5dP3ZvI6JP+w72S/ehilIq9FpwN2zGLfbIu1tqWZf+G12kXrUFxTxZ0qmKN8c 6GM88oILWnvdjLH/qzV5JyUhI6KX6L2gdufNrDhz68khJHpIDXfRRI7FuWYFEiH/QuXDj08Dnoe uSYCudjaxCkax0zPkgCtcXc704a7wbRYozSqW+kNcu6vLODEIgTTUgB7YDS5S8lEuXkQHJoFxq6 AtMAvc7bxPYQemWsavdWsMiKJmkc88ZE3Wh9paFuZ5t8ftcoprAj/sH3KnnThWTrySrqbruJQ9w PNKD7MXcJ80Jqzz1CF6wqO8odnPN2119UnkayhsBKomfW2p5t6ccjXneInl6j4TIdjwi6Fjdp2y hip2chYzk2DbKdumwK X-Google-Smtp-Source: AGHT+IHkyPQVUw8xs93KfcHsRE5T/d53G146wp+tXJe4SYI9ShWK2S78YZfw2MZQRgqiABbgN1Oeug== X-Received: by 2002:a05:6000:3104:b0:432:7068:17d with SMTP id ffacd0b85a97d-432c3775aa7mr27685504f8f.20.1768313634216; Tue, 13 Jan 2026 06:13:54 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd0e19bfsm44033372f8f.18.2026.01.13.06.13.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jan 2026 06:13:53 -0800 (PST) Date: Tue, 13 Jan 2026 17:13:32 +0300 From: Dan Carpenter To: Jan Petrous , Frank Li Cc: s32@nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org, imx@lists.linux.dev Subject: [PATCH v3 2/3] dt-bindings: net: nxp,s32-dwmac: Use the GPR syscon Message-ID: <7662931f7cbafe29fc94c132afce07ba44b09116.1768311583.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The S32 chipsets have a GPR region which has a miscellaneous registers including the GMAC_0_CTRL_STS register. Originally, this code accessed that register in a sort of ad-hoc way, but it's cleaner to use a syscon interface to access these registers. We still need to maintain the old method of accessing the GMAC register but using a syscon will let us access other registers more cleanly. Signed-off-by: Dan Carpenter --- v3: Better documentation about what GMAC_0_CTRL_STS register does. v2: Add the vendor prefix to the phandle Fix the documentation .../devicetree/bindings/net/nxp,s32-dwmac.yaml | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml b/Doc= umentation/devicetree/bindings/net/nxp,s32-dwmac.yaml index 2b8b74c5feec..cc0dd3941715 100644 --- a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml +++ b/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml @@ -32,6 +32,17 @@ properties: - description: Main GMAC registers - description: GMAC PHY mode control register =20 + nxp,phy-sel: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - description: phandle to the GPR syscon node + - description: offset of PHY selection register + description: + This phandle points to the GMAC_0_CTRL_STS register which controls t= he + GMAC_0 configuration options. The register lets you select the PHY + interface and the PHY mode. It also controls if the FTM_0 or FTM_1 + FlexTimer Modules connect to GMAC_O. + interrupts: maxItems: 1 =20 @@ -74,6 +85,7 @@ examples: compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */ <0x0 0x4007c004 0x0 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0