From nobody Sun Apr 5 14:26:13 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 84C42374742 for ; Tue, 17 Feb 2026 18:43:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771353825; cv=none; b=uC5iEvB7zNmu2VY9DPF+LRp/oIps6tUzpE0wxCfTd9R1XAOs84DoF9lkjd++FITH+yXIMVokJC1xwwxul5RVikQSpKsnPsK00kwXArPRm/ESW4PV5EsM8BcftEhHVGPQVK+FFHVC+Je26JOArCftSPpA4OVHz4xylu7rp8N3s9M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771353825; c=relaxed/simple; bh=9zFjm7WzW3QzNYLbpdMx7MQocAGMtd66t+a7TsNWwsY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=WCylh08YLD884tzggQScVf3frELz0YssJswsCtSJhnsj3zS6li1RqwdAubOPCAgoQr7iK7HTUuTGyVDCyfXoXKDiOlI8dDiLiV35PC+0j7eiahkbEzfuffxzhvpXZ7fx5jrmGmg7QgeZ4U8WoclnEc3sy5AiS78kn74OV+9Fac0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Is+BAFHA; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Is+BAFHA" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4806ce0f97bso34765835e9.0 for ; Tue, 17 Feb 2026 10:43:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771353818; x=1771958618; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=xRFukmCvY+OSDRn1l1USalwiw2coOXo29afycHynqcQ=; b=Is+BAFHAjZ0SvHsexk9iC5VGP4wzWKRfBUyU1YoV3MmY6Ujmb+45sVzX7V+fkLwyEW /VfgT1NdCZWOl107iFSzTHbPC03uvF/EsVzEXwDZMMFsR5rvwFwfBBkrj682AhQ+rrWk 6QVCt7jEoSTXRzUvwaDhvIcvHlFJ8J0m5Dp2hHBdO68U2KzWzSmmOZ8cKFVJoEB6d3RL ThvvapEL3Ar2gUbugs5+msPverXFSAXVST+lkDwoangFy/HapV5Khs5qO7/1jS1mGmFC Z2GJ5Tmds0rE2qfW/H2UMAJLDRX3kFfWqssqFjGR4OhmM7x0yj9WWpzo+lWg7Epbicx8 y+Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771353818; x=1771958618; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=xRFukmCvY+OSDRn1l1USalwiw2coOXo29afycHynqcQ=; b=nEIBpMBcxigv9HxgS0cFoHeOskUa6AQglZ5ClYNySFOEH+4ze1G9e8P918pl2nnNxI YbixsEOnd2k8XpM5BbsqEXL1PAg87i3Lw+WwSsCXvH2n7cJwdSIUB2o5YT+eLUlWObz3 2uEDTOb9AfHiFz+Ops1/CaNb9+WdIv1XS8n+hCY2ivlfouhGUQevwiKYCjciwJdFx5PP i47G7lS+X+d3MAG2yb7xMkEsWKWspeNHM5NMm/O7tjkZywluu+v3+k8JQM7NtNs5Ix/z YcG1RuXarTreCJHSWlBU1JxsxCkfARvORNn+nqZdX6K1EBEgPdD9JXf4EIEgUh350ITK NxhA== X-Gm-Message-State: AOJu0Yw8G/IMLr3mwJV421SBcEx4o+FHKBGaegZOn+VtK0D8CNa/DLzg GN5KX0GcatJCB3vJ2J2gUugmPhl7GoeYMB+BQ92BnXCfuNHdCk2RkyRMdmEbJw== X-Gm-Gg: AZuq6aKjdzpII7Two4W0dPGnMWLmj8kYTL9/BlrgKTVzu3affF3Bk8627THQWo/BQyT 2chR9ICchen+askH8A0voYPfwY8LVEZtiWkA6MbHmSB9+xj5Kprlp9gtCtdHYO/IAJ6J0MK/URK vwP5uersYs0QqJEMhK79Co3yt89IedYgbZsAtTuMcMdD9urhqTpA60SfkoE2J0i1/ptVJSFvKAA iy764l0jt8rr0Mzwv13UcEY7ECtz29u+a7A90nDs9t6TmFl+QGYyK7H+wXrNdLTLyae36W5OCPy 3CtmDQNiTiCgFhgFGOvvRfE3BX7A9hBKHcnvBMnw/MZufG0HG7Ai1CwRo+Rob0HzL9C+zifUzuv HAz97A9ZSNAowQjv4QEO6yx373FH8YwUhefVfhW6lqP/9FTmhmA89Iz5xNaaeu/wVcDnkVt/vH7 JG/2ihnw3PaVwBVl2Nxca+Rirf1vMfdzblDmxMWVESP1qxzEhZ/o8nq1wiaMOh759mguLZebICV jCTPIp+vevKhW7X++ASi2EKAQy0zzSfQl7ex9X6 X-Received: by 2002:a05:600c:34c3:b0:483:3d42:d04f with SMTP id 5b1f17b1804b1-48373a7b7bcmr244814115e9.37.1771353817903; Tue, 17 Feb 2026 10:43:37 -0800 (PST) Received: from Lord-Beerus.station (net-188-152-100-94.cust.vodafonedsl.it. [188.152.100.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4839731d7c3sm1096185e9.18.2026.02.17.10.43.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Feb 2026 10:43:37 -0800 (PST) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Subject: [PATCH v1 11/11] arm64: dts: imx8mm-var-som-symphony: Enable PCIe Date: Tue, 17 Feb 2026 19:42:45 +0100 Message-ID: <70bac0277cdbf455e2a7a83bf6da81e93b99e720.1771353301.git.stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Enable PCIe support on the VAR-SOM Symphony carrier board by adding the external reference clock, configuring the PHY and providing the required clock and reset properties. Signed-off-by: Stefano Radaelli --- .../dts/freescale/imx8mm-var-som-symphony.dts | 28 +++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts b/ar= ch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts index 3d9658edd58c..8c1e2c77ba7f 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts @@ -5,6 +5,7 @@ =20 /dts-v1/; =20 +#include #include "imx8mm-var-som.dtsi" =20 / { @@ -15,6 +16,12 @@ chosen { stdout-path =3D &uart4; }; =20 + pcie0_refclk: pcie0-refclk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <100000000>; + }; + reg_usdhc2_vmmc: regulator-usdhc2-vmmc { compatible =3D "regulator-fixed"; pinctrl-names =3D "default"; @@ -182,6 +189,27 @@ &i2c4 { status =3D "okay"; }; =20 +&pcie_phy { + fsl,refclk-pad-mode =3D ; + fsl,tx-deemph-gen1 =3D <0x2d>; + fsl,tx-deemph-gen2 =3D <0xf>; + fsl,clkreq-unsupported; + clocks =3D <&pcie0_refclk>; + status =3D "okay"; +}; + +&pcie0 { + reset-gpio =3D <&pca6408 1 GPIO_ACTIVE_LOW>; + clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, + <&clk IMX8MM_CLK_PCIE1_AUX>; + assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, + <&clk IMX8MM_CLK_PCIE1_CTRL>; + assigned-clock-rates =3D <10000000>, <250000000>; + assigned-clock-parents =3D <&clk IMX8MM_SYS_PLL2_50M>, + <&clk IMX8MM_SYS_PLL2_250M>; + status =3D "okay"; +}; + /* Header */ &uart1 { pinctrl-names =3D "default"; --=20 2.47.3