From nobody Sun Feb 8 17:41:24 2026 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B5F1B3933E1 for ; Tue, 13 Jan 2026 14:13:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313630; cv=none; b=COz6JYxegANLX6aIVFRiW3X62XJwr+1A6qprlpaTtIoLJfOMkI13cy+ANhRCzm09f7onJA568kr4aDkD1zsiErfGFPQ5/3xb/NDxsM9K4CWXad0Z5BVBr62EeSLWzgJK2HTj5yvzSnDv+qgM0BcrvbotJcCg+9ieYJJpnxbAPnU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768313630; c=relaxed/simple; bh=RgzcGw7mxH2MIeGgn+VfakoDn6WEzlL4sMS6yNO5ltk=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=W7+1WSAhYumhgrIuRiuOYP8W8QA8LCat+r/72tcItP3/MoBH+r4qpTQaGVdGqVB57FR1IzYWva6fVwMvHxF6BLCiyodSvII2nBhUOCaV5O2AFPbhvQkMbSWp8ljag/4ZABH3+Hp9hxvT7ulHQqYZHwNzcgMJYUuMaDOdj2nuSOo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=t+ao3EUD; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="t+ao3EUD" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-42fbc544b09so6068059f8f.1 for ; Tue, 13 Jan 2026 06:13:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1768313627; x=1768918427; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=SJ4qhNK6HgJCQRaIfNR/+TyR3qWODgWCDv9ZRAYBUD0=; b=t+ao3EUDWwLn8aDs2db+21FN1ptHJFQvIY8LtWG3yC/1SGl+MSzRpgiIG1SOyqY09G gbnmaCQqqT0XRttuoWpEiktkxT6EASGJ6KWFl9/wAZHXUwN8eHdxkfCtTYke0fxpWzA7 k0Dij5uoyN2/oQd1c1s5pKtKLNtghCmezvdlWOTz7iPne/jKRRb8qziR2OedG6oSOkrJ dkzaad1wSuuyxeboNo36e/7nXhtGSPTQe5yUFsGf9RSGku0Yvlv7/bx5ogAhRNGcF4AP 2Doc6tKunj0gZkcv13BF3ud+r1jVbDYSRyx8ASy1lOxtUrNNBl2QS/HPRVpvtKAkprF+ lP3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768313627; x=1768918427; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=SJ4qhNK6HgJCQRaIfNR/+TyR3qWODgWCDv9ZRAYBUD0=; b=iUwjKrYTCWqzezZNrlZw47hmLmQKAyuq6kVIyvxsYPLT5avhR6y0SKN9FKIRxVOLhm GVnVs82V2X6HlpAV/rK6Uu3IN4vZRF2mfw0e43bhnyO44G+LEw8UHwP5IRl+Q34NLUbr CIyFgs3Sf5SF/5aIQbuLjuCH3ghBewdHkq/aE+r5UpSpGpxphK7wxwQDdYai3rZaKt8Y 5FuNNTDz1bLPA1p5EhHaf2E9U/7xpPq3WmZMALJD3/6b2zNMEssgVJpsNr/U9irMB2R6 Wt0xuSTZ8PFgEbfkjcyq3fjnpbkZISWS0P8PMugS03pY0wFAk/rhkv2rfoJGxVwrhJSu VukQ== X-Forwarded-Encrypted: i=1; AJvYcCVoL+IrQORpLqT12Uw7cQGVG0DIcrQgY6dtQa3Ylx2O0NucZjmW3GEgicM7SNuKIXLZ0c0+Rm+Ca9IjRBg=@vger.kernel.org X-Gm-Message-State: AOJu0YxWakozbYGD7MmoIE5kyvk3PUwjRIG0Oj27I3RYQkTdNWpilCFg Sdxj+qomk3OiCdXmcnOUQcBZjt/Er0xqvEQaEOb3y3HpIoNn2jQzEOpL7ofogKvfe5U= X-Gm-Gg: AY/fxX7L7mMAbFezS2HSFpC4ZqBdXsEZsVFHFNzyPIZBCT0TM6Blej9LAI9+sggCUiN dH9ctR0uzraDz1432zgQ9PYtJMgyVxgqqkRmnce5sKqL9m3ZurulqSVwAByT6nMBJugaL+z3xHn 8QwoWi6YAssMRfu4fkG5eQXt2nmg5GndTxr6cYDAiaNFU8iB3LvshKZbboSPsGK+CUZavxNFKEQ T4nUnSMQ57jiPyNNdNZ1U6JcxX0I1GJGaJeOzexZY/b0ZHNzyuI9Qv+TkkcOOmtNSlm0Uzx4Cr0 l5ktPO3JESO473Jot+VXujV9E0bfFdHsabUtkUPMGo/PTEKPkHeFDQY/VyVRE0i07JfhIt+2xhM pZytORINA2s2AI0eu8HQteVbacdZ1QbpbKHubFTT1kr++44vKmGALfT6ZlPuTjjdNJcDk+jcmfs u7mj+tFv7f/jT62c9S X-Google-Smtp-Source: AGHT+IG/xqYaef47YaE40Cl836u2Tn4o2f/BCTjQwmPi7rLjNPU1ITQ1RKKteQ7YDa2akmaP7lvqtQ== X-Received: by 2002:a05:6000:2013:b0:430:f5ab:dc8e with SMTP id ffacd0b85a97d-432c378a8c5mr27806853f8f.13.1768313627004; Tue, 13 Jan 2026 06:13:47 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-432bd5df9afsm47014898f8f.24.2026.01.13.06.13.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jan 2026 06:13:46 -0800 (PST) Date: Tue, 13 Jan 2026 17:13:37 +0300 From: Dan Carpenter To: Chester Lin , Frank Li Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org Subject: [PATCH v3 3/3] dts: s32g: Add GPR syscon region Message-ID: <6dfabf2a1f0e6f410c92b0e24be6ff94b409d71e.1768311583.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the GPR syscon region for the s32 chipset. Signed-off-by: Dan Carpenter --- v3: Unchanged v2: Remove #address-cells and #size-cells arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 ++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 51d00dac12de..b954952d962b 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -325,6 +325,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g2-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -731,6 +736,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts= /freescale/s32g3.dtsi index e314f3c7d61d..be03db737384 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -383,6 +383,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g3-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -808,6 +813,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0