From nobody Sun Apr 5 13:17:23 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 163A3175A64 for ; Thu, 19 Mar 2026 18:42:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773945725; cv=none; b=gJg6cBjo0nvIH2QwQj+dw8WS/Gbu7xV+YRDGji4ekvJEklvGcUn2W14c07PijysJhRvSaPjetrLyc6wvoRGlPeA03n3jVsX8+VI/w9MU28TsUuJFhNXa16Zkv1QdjLAWMJFTzoLHlXAUytiU8umO6jNWSDeTxL1Hc3E0W8zFuqc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773945725; c=relaxed/simple; bh=NBG95zW6i90tiCFEeQUOmZfkJk45aW+Rt4XZK3y2dsg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=LhOhRJP9DbKgpQElt5X7iQgEDPjmxigXxIzXPTiABHYKTJAHTBro0VLH4kQX3dsQt/1S1MGD9IdY53M7jIowiFRCnavWx9IpvuTqhr/m156o1VnnY6ti+jKRFANGnfnRUthqIxpGoOdxUBxfGScUnfptNi6IKFDD3pIf/VKcL58= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SQyhhUs2; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SQyhhUs2" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-486fba7ce4cso7700935e9.3 for ; Thu, 19 Mar 2026 11:42:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773945721; x=1774550521; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tlCReu0S/csjkL3628OmCFhensI/pGag/I8DUVwMu3g=; b=SQyhhUs2WSYQ0ww70Cdo5mTqUHK93otqzUayCnKaPoH6QYLUj/jWmz+7Bu9+PPdN2h G9cloo18gleQXOo8WHnG6YTeNhDMULAwO4RF6ntomeLqn/WPAuNX6DEsRyv69JD16aeS xT9AGPKCM3tcl4OcP5GPzwLgiaDGTHX4JTNkTEDBuT93DNKgPEITT8kM3Z3X7OhEOPEH pmwMADo/kuhUn2TLeNIySH9QyFfM24PqEuBnXwgNPYPUHL3x9sR93F7U7XfF2JXNKDVb IhRal8e0iMhFG6ERlgWUrhiTPc3uo3+Usd6AIFh47a7H+IN4opd94p1Wg88INpm5Jv+8 D4ug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773945721; x=1774550521; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=tlCReu0S/csjkL3628OmCFhensI/pGag/I8DUVwMu3g=; b=sHNZkMLPNe/DcyG7s1h8phqFxNVOA+xFCkxEoD+lQb+CgQBuzduQvM3rPxM1Haw/ze Kiw7zxk34w5ihiuMT7jdIdD5Z+ZdSHRi+F+JQuryQvtD46b5PscU438A1++4YhnK4Ryp aXUEyuhAr2giNpp6/r1v1hfx9zAvMHWC0mq11zNSuNtP02CJn5WjukZnsUJ+MLjmgwUf gIswY+7r8aTagau/+1+3Ns3jFh4p1Eg4wa/p+L8uHMAZsQkXeVdCM2zMkX1Xzw6YjAYB PLMVfB2wk5hXFz3wf4dDUeZtLps63pFKyEdUBiOax4Yr8DbQ8/Nfto7qFejTRl9VZaJL iyOA== X-Gm-Message-State: AOJu0Yz97C7mgyb84I42GSbAS7uFci39RFZH2P4tlRiRsoHyz0V22jzJ zZfE9L+NUCxECxUhbwZ2PGIE1TiznK1n4MT3ZFmkrBFzawnSa8nhcGHBvmLOSA== X-Gm-Gg: ATEYQzwbzatfE0o8AYLI26F8tcj5HDsHwrVz7A6LHL08sS6pFlMeEvc/X/+VDgzCGWQ nz4s1A6KkkMUfvgqyexxYwH7rMKdVlMvITr59OM7Pw2C60jYhAW8DgZNxFNjeNxOsd/1opq/826 9GsjNuETSTTZJyXpMMPFRHhOpbhzbLDlWoiCDwMkrZ3rFm4PdkaxKW+7J6QV7GiCRlhDHim1FJ4 Y46zCZOEkjz/PaHxMVHIJLemcFYU/8vhiqaqF5+/YLhAptMfdXQD95KGwTHWdT+X/xhEFbyFQMO 5jJWYtPsO6VBBRD1WwqPqLWIPMcawrqZHtuBuN+cp2My+Ur/3q/2NOSrGKM3vyAMbU8nVUC9pdb z0rrzvuGXEvXXGfFnOgXaWDk7cekVqTw5Josl5PF9dtNYhouBSnxKDwVNmr9BBsQezQDneyAl8n +eygbDnpe6U3gffOkl1F+SRPD29WonmEReywuJed5fn1TPk5JgD0HGIct/MgfcCi1CJnsfsPooB YExscc9s6RPxG5JBk8G7DL8Oa8JBe22Dy9drLY= X-Received: by 2002:a05:600c:19d4:b0:485:4278:24f0 with SMTP id 5b1f17b1804b1-486ff03d9d4mr2150745e9.30.1773945721076; Thu, 19 Mar 2026 11:42:01 -0700 (PDT) Received: from Lord-Beerus.station (net-188-152-100-94.cust.dsl.teletu.it. [188.152.100.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f8b1fe65sm77289195e9.5.2026.03.19.11.42.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 11:42:00 -0700 (PDT) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v4 11/11] arm64: dts: imx8mm-var-som-symphony: Enable PCIe Date: Thu, 19 Mar 2026 19:40:31 +0100 Message-ID: <6c4f4ee33a3c8cf2c36de57bf4f0a706334c10ed.1773944896.git.stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Enable PCIe support on the VAR-SOM Symphony carrier board by adding the external reference clock, configuring the PHY and providing the required clock and reset properties. Signed-off-by: Stefano Radaelli --- v3->v4: - Move vendor properties to the bottom v2->v3: -=20 v1->v2: -=20 .../dts/freescale/imx8mm-var-som-symphony.dts | 30 +++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts b/ar= ch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts index fbad5d2d4a97..857325ef4461 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts @@ -6,6 +6,7 @@ /dts-v1/; =20 #include +#include #include "imx8mm-var-som.dtsi" #include "imx8mm-var-som-wifi-bt-iw61x.dtsi" =20 @@ -17,6 +18,12 @@ chosen { stdout-path =3D &uart4; }; =20 + pcie0_refclk: pcie0-refclk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <100000000>; + }; + reg_usdhc2_vmmc: regulator-usdhc2-vmmc { compatible =3D "regulator-fixed"; pinctrl-names =3D "default"; @@ -198,6 +205,29 @@ &i2c4 { status =3D "okay"; }; =20 +&pcie_phy { + clocks =3D <&pcie0_refclk>; + clock-names =3D "ref"; + fsl,refclk-pad-mode =3D ; + fsl,tx-deemph-gen1 =3D <0x2d>; + fsl,tx-deemph-gen2 =3D <0xf>; + fsl,clkreq-unsupported; + status =3D "okay"; +}; + +&pcie0 { + reset-gpio =3D <&pca6408 1 GPIO_ACTIVE_LOW>; + clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, + <&clk IMX8MM_CLK_PCIE1_AUX>; + clock-names =3D "pcie", "pcie_bus", "pcie_aux"; + assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, + <&clk IMX8MM_CLK_PCIE1_CTRL>; + assigned-clock-rates =3D <10000000>, <250000000>; + assigned-clock-parents =3D <&clk IMX8MM_SYS_PLL2_50M>, + <&clk IMX8MM_SYS_PLL2_250M>; + status =3D "okay"; +}; + /* Header */ &uart1 { pinctrl-names =3D "default"; --=20 2.47.3