From nobody Sun Feb 8 21:29:04 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 453B92D060D for ; Fri, 23 Jan 2026 19:51:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197883; cv=none; b=gwSu0tCTAwKIuyf2YRfROm7zMOO4Lm3sZwg9wgfKLgjmaZmJwRBIYdpW3H9d6C5Ds0X3tZna5ijvV7fCDfECX9oiC6fAunce4TMFywSPbURswxYIaUtqoCFmrMrF0UPH+BQ0XtYdxrvlIGVs6DemAc6Of1rnpcm4fnZDMJEFMTA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197883; c=relaxed/simple; bh=3FJVyYwjibioE8z0FaIQLQU4wiVDMFUqETc6LkpUfIg=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=PBCK65nmd71ESL/+qiWiHLK/7VHFukqTbhtks9RlcRCaHK3iG99RoHlLkBrDz8iKYYIQOgdt9vUQAyv+gkOUyzaYE+ke/Od/Fpbq+RxOwxTCQHbtqaeTZYYWdnE3+P0Svl1niknR7ha4Q/SeoeM0JJQqZ8oCQbqRVg4jFqY6SWE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=qbHzRo+A; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="qbHzRo+A" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-47edd9024b1so21712245e9.3 for ; Fri, 23 Jan 2026 11:51:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769197880; x=1769802680; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=RoxIu9OjLLVMlN1bgKytG1gii/pxvwu01d+fCwz2YnE=; b=qbHzRo+Avo0zgYpMH+LaaSpiUuWcgtz2xcCMEFd2dfzzzf/H/eofhWBntj/zC++N8w dNw1bdV9iA7y0Nb/REr8miqc4BIA11QurtQvu+l0JUcHc3WmUVGmX14tap4yw+NKEz8Z 9j+5vaVXjEcwljSPQ69Jx5HS+sILwKq8ZaONNOGlrELH0A9GrWnIrRrP6SbVv5ZMkp5j JA3/gsY1e1fJTJ3JZCu5g6fDifruQqnULmfy+s49FUUsnEQ02TyQk8xfUD3NUvRmIYn4 JIdE4nJ5SJ+EktOLf89k/LyL3afSNRRzq92kMKsuQFOQDUfuUVbE1/ZqYZlp49sfdAbu a+Hg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769197880; x=1769802680; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=RoxIu9OjLLVMlN1bgKytG1gii/pxvwu01d+fCwz2YnE=; b=U9zaKzQdWILuM9TYWUKxjPqeZd3DDP981sPax7g7/yY5BR4iKS4baz5XWURf+yrKcC y34iBsOcN+1DQl7YNBvReTjUiUgR1MO3EkVqNjZ0V3c1WLkDcYRrebsUuv5GV30yClyD iG9RzYDEVSAKKEA9E5BJXieACA6hmv0ZC8fg8EBpoDmHvbEDCUkpwIowyIrrqRW6WLfw nBE0CX/O+Wo5wfNi03zqOM8FMaUOCwuTZABi8PUa2ixl5w9L0i9TGmmwZmw/J9bnjU7S d7jnP6UjVrwjM72Xh9mG5OXiIFRPCWUYM0NA2B5pXDIKgiUuSpXOMNA+DzfVfmuGwRJz 5qpQ== X-Forwarded-Encrypted: i=1; AJvYcCXukf//nt+EYEmWsJQx3LtdLsZM8dKIdKW65yxXmgRmGsn2oP17m4oD+K+ox9rNGC8zO3mq6bopchiEayI=@vger.kernel.org X-Gm-Message-State: AOJu0Yyyom+6TJqKpdN066r0RTDc66zwXPIVlBNXT7Ift8A2Y2yoUn8d Jc818WWk2Tee738cejhoIfLWw6y5EzQ1ZZ98OBc2tg+ZJfg8Vx+ip1dt85XvYEKd/Z0= X-Gm-Gg: AZuq6aIVNKZPRwsutjFww1BpFnU4+Lxq5TG0D4aRdyNf7pjdEmkYKd+Ku0+YejvJXgU Ui0OXLy9gx3vwoRSnip4qYQXQSi+G3F4Bzq6ghh/PMY2oabjTOpCB44oN3ZvUzyrkh3YEiQge+X pjgtOKhvB3vFqjWr7FKwuz39ZjufZgBQyMfG2UrsBNL5IYn8VcASCUXvrHmlGxKvI3phQ7qHvXx GbUWyiadaiFfQH3tu4v6xiePQAyYAYYFWrThPZ6V05Jh7lIfseHsciofM8rzmb9V/vAOMu3s3oc HjPOWMghwAJO/OpFPQ543JzHcJNWMss1je5hx8h0yElbkpYJCoRu5k7by/kNFI9RnR1+npHSXYF pEJyd55rUlXfCXLiUEqq5p5R6X2Y79B9H6b5ipkPmOlaN19kpC6YyTS0BqMja0FFzyWffEqyLkr 01eXkCQ/6zgri5XvS5 X-Received: by 2002:a05:600c:c10b:b0:477:1bb6:17e5 with SMTP id 5b1f17b1804b1-4804d65ebbcmr49706635e9.30.1769197879697; Fri, 23 Jan 2026 11:51:19 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-480470bfe88sm148591545e9.11.2026.01.23.11.51.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Jan 2026 11:51:19 -0800 (PST) Date: Fri, 23 Jan 2026 22:51:15 +0300 From: Dan Carpenter To: Jan Petrous Cc: s32@nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Frank Li , linaro-s32@linaro.org, imx@lists.linux.dev Subject: [PATCH v4 2/3] dt-bindings: net: nxp,s32-dwmac: Use the GPR syscon Message-ID: <63369be0ec8a49294462f7ec061a7066b8ce9425.1769195864.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The S32 chipsets have a GPR region which has a miscellaneous registers including the GMAC_0_CTRL_STS register. Originally, this code accessed that register in a sort of ad-hoc way, but it's cleaner to use a syscon interface to access these registers. We still need to maintain the old method of accessing the GMAC register but using a syscon will let us access other registers more cleanly. Signed-off-by: Dan Carpenter Reviewed-by: Rob Herring (Arm) --- v4: Fix the formatting issue Rob pointed out v3: Better documentation about what GMAC_0_CTRL_STS register does. v2: Add the vendor prefix to the phandle Fix the documentation .../devicetree/bindings/net/nxp,s32-dwmac.yaml | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml b/Doc= umentation/devicetree/bindings/net/nxp,s32-dwmac.yaml index 2b8b74c5feec..65633b10e49e 100644 --- a/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml +++ b/Documentation/devicetree/bindings/net/nxp,s32-dwmac.yaml @@ -32,6 +32,18 @@ properties: - description: Main GMAC registers - description: GMAC PHY mode control register =20 + nxp,phy-sel: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to the GPR syscon node + - description: offset of PHY selection register + description: + This phandle points to the GMAC_0_CTRL_STS register which controls t= he + GMAC_0 configuration options. The register lets you select the PHY + interface and the PHY mode. It also controls if the FTM_0 or FTM_1 + FlexTimer Modules connect to GMAC_O. + interrupts: maxItems: 1 =20 @@ -74,6 +86,7 @@ examples: compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */ <0x0 0x4007c004 0x0 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0