From nobody Tue Apr 7 21:27:05 2026 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 51F9A32AAB5 for ; Wed, 11 Mar 2026 19:39:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773257966; cv=none; b=LdSSnMPdV5+BDz4sOMpaU+hpRGA9/2wBltJXkPz2cQEprFm3fHbTRIkuBPMXe4MPeMAEBLZEFu74R9xvOtM+9StXsOHb6/ANtqgu0xe3MLdAmtkQnGseHb3DF0xzgQg/wL45x1i6ASCtveBks/AUFi48kwtLVGU1NLP2/k6mQm0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773257966; c=relaxed/simple; bh=qAqHd7WdBfIomObVD+/mACW3BUxf70VgmHF8fv4ZLTM=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=N0TiYyTAEhUK/19IKYQKr4dqbo2fWTqAF+LNe0tgJmgOBm/3XfMHu3TIaU57pwYvfWMVhfGu3Fis+X1JqPgV2ZD1ee9zOe3NDkpjT8qxwB1Lhjn2AjqMdnZiaS5M1WNUmq5yAcoJvpWDLgOLWLtufvfTkpBp861mXE85nkb4XV0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=c6VBHg0u; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="c6VBHg0u" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-485409ab264so1908635e9.1 for ; Wed, 11 Mar 2026 12:39:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1773257961; x=1773862761; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=LQkJ7hYeM6FobCrRfQAAST7LKz9aCrMza/cHqRkkyPA=; b=c6VBHg0uC3FervAp/thCt94ZiABO4509ZbUT+P0OaFeaaJ3At28Gy735RRTMLxwZh0 0Le6tyhrCkEhEMOAXmQyvzFGHfPbhsQIoT8GWsB5rbQILkjSi51lqeUQD20yFyI9y69g Dk6oYaVeSft7YXAUO6eTg8rvx3cb2XUpfLlmYnWHflwCIuEmIOmajBKJ2npjeEbwSLwK GHSlFwWuIdLJThYipmSD119GKvDE10wnOqZNU921skY0DQftDkSC2FKd+5oIOQ0dZYA1 XWaiI7ZkRAF6PT6MaXvGOSO64Rz9oNS4+iDCuv2K5fL4YGajLVh+ZrMbV+bN17KzP5CQ T1hA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773257961; x=1773862761; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LQkJ7hYeM6FobCrRfQAAST7LKz9aCrMza/cHqRkkyPA=; b=HYs9eCXCCu+5FOjlYKMDln0sh8EfXeTZLPl2qrOI9wJ+MJ9r5fzYaks//4ejtWDT7H 6IFh9LaTVwzFfGWC8Yj1sxEM05UfuVqg39P6FQ5aZ0jNUE4WsB0fx5UleBGUbdatsy6P V5i+dAObEcxqhHA9ADzWrZEX4dkFKS5Cp9DKs3wLyIFQ2DyWto6ZsM6/QC1oLIcQ4eFM gnXL9EP7Z4HZYSixcsFWiscOclrxBFjVeiGHZuFw4nfxW/idA1TpidwssEXqmFbES09F libKrofVaRLYniqliyulHlL/RXiq+ZEazYfeBCpBuv0KdsSdup58JUkJ0eOr8KMUm/a1 Nnig== X-Forwarded-Encrypted: i=1; AJvYcCVD9yrf/q5bkGirzPbTJST7rgjNUf6XoEHaHLdoOSugK7IhPn6Tn8vre5bBQOPjVv/46sdEdb2e6wOtqv4=@vger.kernel.org X-Gm-Message-State: AOJu0YyfceA5eOwXtfHKLeNy7yH4mJmdYrd6f+5aZ0evAQBfTTFpCANl cwL1cvLuPWI4Xmb9v/KNUHfs0c/0bVyDIhRuEZNlKzTBKgCvlv12XXyI84a+MEdHyhA= X-Gm-Gg: ATEYQzxg2Qq6HxO7UTTYIwPkrfmn96XZBvCrxYctCsK2+ZFrBEa3mSdT/urngc4obv+ +Xh/vULIMNg9VCm7zRVdwzKgZwl+vslbjs2n5zlpwt0t1pa37qIRjtLYv+LoCkuokXIl2HQxUcI Ia6EeDLrKPfNUl5tgsHgOJPtmzlEBgIWLBPW/Gg75tX4CxbtqPd7FQm+HQ2wRg2yk8BgaOprHFx Jat2outqFp9N5ViouR/ZRp3ooSbGHhAXFtCGD9PI9/fD30L2MiasgVKvHBWCJDhBPn9ARBydqPE 0S1UCl5o+NoMM/isLE0KsumElzB+rsPJZbwXozXqAsaPmo5YkalboAUPAMixa0BPRFQb8R92Xqm UAAUQVHhjFnbej/nfF1eSUD2Bz6qXO0nhCsdLI9ATdh7uCSuUY4CAw11mOdCq3fKxGNowcvrTXK pKeukO53Mm1SgrVnupD70emxYaJWlV X-Received: by 2002:a05:600c:46cd:b0:485:3294:fff0 with SMTP id 5b1f17b1804b1-4854f5a2b77mr13943105e9.17.1773257961415; Wed, 11 Mar 2026 12:39:21 -0700 (PDT) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4854a2d7de3sm27652245e9.3.2026.03.11.12.39.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Mar 2026 12:39:21 -0700 (PDT) Date: Wed, 11 Mar 2026 22:39:17 +0300 From: Dan Carpenter To: Linus Walleij , AKASHI Takahiro Cc: Bartosz Golaszewski , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Dan Carpenter , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , arm-scmi@vger.kernel.org Subject: [PATCH v3 6/7] dt-bindings: gpio: Add bindings for pinctrl based generic gpio driver Message-ID: <58446889d781435424c46bac563483e603d7c0e9.1773150895.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: AKASHI Takahiro Add a dt binding for the gpio-by-pinctrl driver. The driver is used for doing GPIO over the SCMI pinctrl protocol. There are a few mandatory properties such as gpio-ranges and ngpios, but it's not mandatory to specify the pin-mux. Signed-off-by: AKASHI Takahiro Signed-off-by: Dan Carpenter Reviewed-by: Linus Walleij --- .../bindings/gpio/pin-control-gpio.yaml | 70 +++++++++++++++++++ 1 file changed, 70 insertions(+) create mode 100644 Documentation/devicetree/bindings/gpio/pin-control-gpio= .yaml diff --git a/Documentation/devicetree/bindings/gpio/pin-control-gpio.yaml b= /Documentation/devicetree/bindings/gpio/pin-control-gpio.yaml new file mode 100644 index 000000000000..81c68579df6e --- /dev/null +++ b/Documentation/devicetree/bindings/gpio/pin-control-gpio.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/gpio/pin-control-gpio.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Pin control based generic GPIO controller + +description: + The pin control-based GPIO will facilitate a pin controller's ability + to drive electric lines high/low and other generic properties of a + pin controller to perform general-purpose one-bit binary I/O. + +maintainers: + - Dan Carpenter + +properties: + compatible: + const: scmi-pinctrl-gpio + + gpio-controller: true + + "#gpio-cells": + const: 2 + + gpio-ranges: true + + ngpios: true + +patternProperties: + "^.+-hog(-[0-9]+)?$": + type: object + + required: + - gpio-hog + +required: + - compatible + - gpio-controller + - "#gpio-cells" + - gpio-ranges + - ngpios + +additionalProperties: true + +examples: + - | + gpio1 { + compatible =3D "scmi-pinctrl-gpio"; + gpio-controller; + #gpio-cells =3D <2>; + ngpios =3D <10>; + gpio-ranges =3D <&scmi_pinctrl 0 8 4>, + <&scmi_pinctrl 4 12 1>, + <&scmi_pinctrl 5 15 1>, + <&scmi_pinctrl 6 17 4>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c2_pins>; + }; + + gpio2 { + compatible =3D "scmi-pinctrl-gpio"; + gpio-controller; + #gpio-cells =3D <2>; + ngpios =3D <3>; + gpio-line-names =3D "gpio_5_17", "gpio_5_20", "gpio_5_22", "gpio_2= _1"; + gpio-ranges =3D <&scmi_pinctrl 0 30 4>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&keys_pins>; + }; --=20 2.51.0