From nobody Thu Dec 18 20:02:18 2025 Received: from mail-ej1-f50.google.com (mail-ej1-f50.google.com [209.85.218.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8989223354B for ; Mon, 13 Jan 2025 14:57:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736780256; cv=none; b=ISP7sBuM0EovoV8CclbUL7PN/nQnj8U7eXlRgTt5Yy0B2aS1nsDQuPOqK+U4kwnUpskqn7nP+W/p/+HhsT4y3LjqrL94mTFj7dggDwSTaSFLDE/p/EFMEWBfRYJwA31IqeNtlT5Z6fh93s3WKI9Dg9Zt6wUw6HI0CEiur63f1ys= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736780256; c=relaxed/simple; bh=gLU3Tg05PELIyps8asB3jRvjaR1541MSXEromq5PF7M=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ezhVb3jvwApdHDy2mtHZvnrVv9ZkTOaX/v4RNk4daf53/3M6kAgN8bVv6i3lBa4RzSc+RH1KbCWHGSS4moEKt9Bt95wWvRO5jfn2krpRIGXqEAtm9HJOhHyaii7zPVHANcdPpBNO5C7tSMJrYpVyljItuffNMQkbOJArN2niHg4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=ZhtgBq67; arc=none smtp.client-ip=209.85.218.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="ZhtgBq67" Received: by mail-ej1-f50.google.com with SMTP id a640c23a62f3a-aaef00ab172so708538766b.3 for ; Mon, 13 Jan 2025 06:57:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1736780250; x=1737385050; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=vNkcoMI8KVkLdMTp/Wnf7EJlHExvvawc0wHJ3X9W32s=; b=ZhtgBq679tgQ3NPch7RyQ5vpzrvQp41cQB+kmgIoGNCqUwPJ9z36jztpb0t1qIWiel TAb5rzYkig9p5r9Tgq9Eqgd0vTT1mmqE8MwVktrqO2U0UKTfxsWcfEpHV9ay6j0ZIXG/ khKiJb24bovYpOw1aOl1+rCOrNE2tC9WapfifSHOQLJmCPgUeLJchwpWfHaFl2bb4J+K mU6qHyKYOti9/dJTTIOWIVEjHdxMkL2n0A0axygoXnQgatZ3V7icOwJkKBD2qQZZRQqe aaAe5KUunzpVH3UzEvcvj/QxJIWXghEP+IAhoD8MjKtLZpuk9eaR1q5frKK0nfe7586v ZZ6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736780250; x=1737385050; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vNkcoMI8KVkLdMTp/Wnf7EJlHExvvawc0wHJ3X9W32s=; b=pWJ+6+krq6gZyTlBzH2DA/o4ePMrGpuLqCIkIYAD/eLJRYcNeBHo49wJ6zLgPS9Qk7 xuNhgn969ib2/aWi1FECjfPMygjNUJedbZ2833mh2sqqPGR1h43vbdG+gu187S25HpVu UCQ5y//IAS0PrGEZ5qoz05HqGpSqp7zTsOwHwgFMqKKDKi30M5yuvbLY5D87HSTZZesd Oaa0NxXkjYJhhelpfqorgBBUwQRE2TRPEjrKb6TQYU+ts0Ix4OGWUIu/AwpryKCUx8qX 6YADxK4yCjAFbdhFRz+N9EnEY8omMEvzw+eiiEGhlR8OuLnRtePevYD5heGddKIxUBj1 kCLA== X-Forwarded-Encrypted: i=1; AJvYcCVQgMeF2g9A7J000IzWMcfI0QATYO7ntuE5XAcUcDBvDZrPiaWT1989TntuPlb47GiK9nj1xUDmW+IwF44=@vger.kernel.org X-Gm-Message-State: AOJu0Yyn+ILG2E18PHNAe593JP6jo6UsPSddO/1K+JrPOZieIGu4PqoG S/6iMXRGY28nNNNHwCrbReFdHW52il5dcCW42CpiSznRyWr4ZVy1su63r1eVh8k= X-Gm-Gg: ASbGnct6lpipOj00SWVL0/QuO2L7fpqK7r+Nd02B38VzONxFgl/WFnFna3r931raYge tiXOFT6Mmr7kJIGl0/3upRoQmaxGv3GMsZTu9nNAQIjDvjDoKCg/lpg3A1uxE8dhQ3CTNiz9K01 zldJxt1ZrQQAX/uaqkx8ucnIZfEhIFEocubcb6figljVPHkbVOHYljLtxIWWwfQSA44VhnUzffi O3Wa1s5pAyNBUKOVxPUDVNvUbyUbxwNS/GOf3GIY1PU5qiP+GP80YTGlT0MfHcvhPYsj3wX7u3u Gc2IaagIFekFBiG4YAErsg5zE8Q= X-Google-Smtp-Source: AGHT+IE0lB/Z/M0JENSutXiuKzUpKT6XRU04v2g7l/oehHu7+mE7WUzdLqmrfCaPku+KevtO9JvYLg== X-Received: by 2002:a05:6402:34d2:b0:5d0:8f1c:d9d7 with SMTP id 4fb4d7f45d1cf-5d972dfff46mr45266300a12.4.1736780250364; Mon, 13 Jan 2025 06:57:30 -0800 (PST) Received: from localhost (host-87-14-236-197.retail.telecomitalia.it. [87.14.236.197]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5d99d05bec4sm4450960a12.14.2025.01.13.06.57.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 13 Jan 2025 06:57:29 -0800 (PST) From: Andrea della Porta To: Andrea della Porta , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Broadcom internal kernel review list , Lorenzo Pieralisi , Krzysztof Wilczynski , Manivannan Sadhasivam , Bjorn Helgaas , Linus Walleij , Catalin Marinas , Will Deacon , Bartosz Golaszewski , Derek Kiernan , Dragan Cvetic , Arnd Bergmann , Greg Kroah-Hartman , Saravana Kannan , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-gpio@vger.kernel.org, Masahiro Yamada , Stefan Wahren , Herve Codina , Luca Ceresoli , Thomas Petazzoni , Andrew Lunn Subject: [PATCH v6 07/10] arm64: dts: rp1: Add support for RaspberryPi's RP1 device Date: Mon, 13 Jan 2025 15:58:06 +0100 Message-ID: <528c8c136b31483e345d07803b5e8ae5d2cb1b68.1736776658.git.andrea.porta@suse.com> X-Mailer: git-send-email 2.44.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" RaspberryPi RP1 is a multi function PCI endpoint device that exposes several subperipherals via PCI BAR. Add a dtb overlay that will be compiled into a binary blob and linked in the RP1 driver. This overlay offers just minimal support to represent the RP1 device itself, the sub-peripherals will be added by future patches. Signed-off-by: Andrea della Porta Reviewed-by: Florian Fainelli --- NOTE: this patch should be taken by the same maintainer that will take "[PATCH v6 08/10] misc: rp1: RaspberryPi RP1 misc driver", since they are closely related in terms of compiling. MAINTAINERS | 1 + arch/arm64/boot/dts/broadcom/rp1.dtso | 58 +++++++++++++++++++++++++++ 2 files changed, 59 insertions(+) create mode 100644 arch/arm64/boot/dts/broadcom/rp1.dtso diff --git a/MAINTAINERS b/MAINTAINERS index 9b8e87b8d6de..fbdd8594aa7e 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -19577,6 +19577,7 @@ F: drivers/media/platform/raspberrypi/rp1-cfe/ RASPBERRY PI RP1 PCI DRIVER M: Andrea della Porta S: Maintained +F: arch/arm64/boot/dts/broadcom/rp1.dtso F: Documentation/devicetree/bindings/clock/raspberrypi,rp1-clocks.yaml F: Documentation/devicetree/bindings/misc/pci1de4,1.yaml F: Documentation/devicetree/bindings/pci/pci-ep-bus.yaml diff --git a/arch/arm64/boot/dts/broadcom/rp1.dtso b/arch/arm64/boot/dts/br= oadcom/rp1.dtso new file mode 100644 index 000000000000..cdff061e2750 --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/rp1.dtso @@ -0,0 +1,58 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +#include +#include +#include + +/dts-v1/; +/plugin/; + +/ { + fragment@0 { + target-path=3D""; + __overlay__ { + compatible =3D "pci1de4,1"; + #address-cells =3D <3>; + #size-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + + pci_ep_bus: pci-ep-bus@1 { + compatible =3D "simple-bus"; + ranges =3D <0x00 0x40000000 0x01 0x00 0x00000000 0x00 0x00400000>; + dma-ranges =3D <0x10 0x00000000 0x43000000 0x10 0x00000000 0x10 0x00= 000000>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + rp1_clocks: clocks@40018000 { + compatible =3D "raspberrypi,rp1-clocks"; + reg =3D <0x00 0x40018000 0x0 0x10038>; + #clock-cells =3D <1>; + clocks =3D <&clk_rp1_xosc>; + assigned-clocks =3D <&rp1_clocks RP1_PLL_SYS_CORE>, + <&rp1_clocks RP1_PLL_SYS>, + <&rp1_clocks RP1_PLL_SYS_SEC>, + <&rp1_clocks RP1_CLK_SYS>; + assigned-clock-rates =3D <1000000000>, // RP1_PLL_SYS_CORE + <200000000>, // RP1_PLL_SYS + <125000000>, // RP1_PLL_SYS_SEC + <200000000>; // RP1_CLK_SYS + }; + + rp1_gpio: pinctrl@400d0000 { + compatible =3D "raspberrypi,rp1-gpio"; + reg =3D <0x00 0x400d0000 0x0 0xc000>, + <0x00 0x400e0000 0x0 0xc000>, + <0x00 0x400f0000 0x0 0xc000>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + interrupts =3D <0 IRQ_TYPE_LEVEL_HIGH>, + <1 IRQ_TYPE_LEVEL_HIGH>, + <2 IRQ_TYPE_LEVEL_HIGH>; + }; + }; + }; + }; +}; --=20 2.35.3