From nobody Thu Apr 9 16:24:27 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 088801EB5FD for ; Sat, 7 Mar 2026 15:55:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772898927; cv=none; b=W/lk7/Sy+HTzxPxmeZIoTLu0H/BVdGDE+f4J17rstP5GuFuu/VTZGScJHmlldJppD+5iJScg9bV6V5odUj9ALsiHEQx2VqRUFs7IRFhj684PPgkKBaRRw/tjbJ3yh9g63YGvudxa3A+H9TYXE8jxtWmMubaJRkZoWeYsQA8J204= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772898927; c=relaxed/simple; bh=bQBUFvtahalri30V24Dq6Qe59tCww3BZ3N5QjH/KWkQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=WY80DB2CdfIcx1JfNMuo8x5WfVzyXe7xPqzE7Weq3blcVqn5SLtmhOuxABMM6gumwVq0iaaqHom/DZj9pO1tpu9my+WGNtFnA+DsOwgm0rrkasGCFXTkJVGCnX/RrUd+rxcJrjtIoIUNQCX8Vqnm7GjNgPutfbzZENVT+elgyvw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CKvBEwBR; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CKvBEwBR" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-483abed83b6so85021785e9.0 for ; Sat, 07 Mar 2026 07:55:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772898923; x=1773503723; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=VUQBvmWHHGMJHsZAlltCWCeup7blkd+CdmrZNVv2zNU=; b=CKvBEwBRWawPBqFKbVxQAQ8BE8/12gEYGOY5ZDISeHz3Yb55xPEuVFi9lr29UMlrlX guFYTBkg9m447PWdpy0HT1on0T+VLSBDRkBFcTHHNYfJ/R0mE/UXbB0D/H9xQwLlQXVx MNK61EOljiHzPlzky8O7WgKETRQDAknWLxn3vfoH5+gbqcKrDaBjPo4bDxD3gh34Tuuj hsYyDTgJNa289vWyJmjcKjtAVdzugJJY5IPHhmMpup0IfQ8d1wAZrvZnIUuS7H/VQjbp Rnu34rIzB9loF2fWYTYnNdq/y8yRApNHr9fWGL8DQMLG3vE642aPyUjZ2RdGon4IkyR9 fPSg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772898923; x=1773503723; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=VUQBvmWHHGMJHsZAlltCWCeup7blkd+CdmrZNVv2zNU=; b=DASreOyio1QMwAo/x5Wzj1FP5mjXMpws+1W7cJpLhGJynIpV3b89q5BXLh+GfPuMH5 JMss/3UHeBz14O6k2nIQXRxCvl/1yzHhq6dgQmWdZbHut9cGBsDXPOfTg6e0RmxmfFHE S6je8bKaaij7VyricDgLtrTh0UHamk1isfyMy9IL64CLdM+qdKop/OgkhzZzVPMUW6Qp ypRC+3LNOOlHSBsbwIgE6JtBNuwb81h733HW76LAdoNT6CUXA0bkckYi9Ua50uapKJey CrCVT61cW1zh2Xcb41DZxkI9cK0ptIfeQP1uhJSSXP7XLi0DzYGxhL9vD3XJLrnf449z 0awg== X-Forwarded-Encrypted: i=1; AJvYcCWvVRhJq3yHNhdZipEdNeNWMOK31z1a/2Coq3sXsMMlTxJcjAKPpw/8UNavVFSQLUjnrHDvqOL7czSurrs=@vger.kernel.org X-Gm-Message-State: AOJu0YzQr2wCNC+c8Od2WIFu9/tzdQj+eGDClT5kTwILv12MWvAsuBZa OsS/lQINd+0vO/74FTgiN9Z54+HFyGfCHr5fOqZ5glU2kCtlu4t5HBvD X-Gm-Gg: ATEYQzzsauO+x++8c1L2xXF/K1jWd8lrAw2yxLOUAB/p8T914C7bsFmNUD+N4uTk0zA /omdftl8MQO62QFG2ClshcDkEZ2VbV16oeY8J3JCc3IGddMFJNgddUimqC1jrmaz400p4N2kXz0 z77Gj0yV3PuhpehEDpN2aqTwiawkR0yZqja/QnZI9SpoGJQIllUJMMoLpPparBypYCVbLEO2JJc jt7BjkM+gI4K79CzfEAeJn4cJycJdgMRiWXUbZxGuScdt5wkqHtwjYk41tlZ0VC2cJY9nN7Mv47 cwyD8ziN3+ysyJJ6QMLNsjNmsT+UfyXizz/g/W9d1NYwOZRI14Qlx28xWwN28/zd8zHQYwmARjf +A7CUAxiMHWbdOTn1sWHV4Aws2K8fyp75ihGmEXrDnIOz5b/e8j2a6LScS0g/vhfoFd8R6csrQo I93yzXvXCIHOHjSmL2dExPUIuVAjzezmniXbqh05yYGBhE9AZAPuurLob1+rhXxcMOi8MhTHbsr Ud4fQWD/WdmhpRjnsxMDffNdA== X-Received: by 2002:a05:600c:a413:b0:485:2fe9:336f with SMTP id 5b1f17b1804b1-4852fe93699mr24092615e9.30.1772898923352; Sat, 07 Mar 2026 07:55:23 -0800 (PST) Received: from GLaDOS.lan (93-35-179-236.ip56.fastwebnet.it. [93.35.179.236]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48527681a3esm261097785e9.4.2026.03.07.07.55.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 07 Mar 2026 07:55:22 -0800 (PST) From: Stefano Radaelli To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Subject: [PATCH v3 11/11] arm64: dts: imx8mm-var-som-symphony: Enable PCIe Date: Sat, 7 Mar 2026 16:54:47 +0100 Message-ID: <50e9dc6710d6b2fe48a509e463e04e6ae8b21e4e.1772898346.git.stefano.radaelli21@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli From: Stefano Radaelli Enable PCIe support on the VAR-SOM Symphony carrier board by adding the external reference clock, configuring the PHY and providing the required clock and reset properties. Signed-off-by: Stefano Radaelli --- v2->v3: - Add clock-names porperty along with clocks v1->v2: -=20 .../dts/freescale/imx8mm-var-som-symphony.dts | 30 +++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts b/ar= ch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts index 9a29c81b06eb..0ffee2d58122 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts @@ -6,6 +6,7 @@ /dts-v1/; =20 #include +#include #include "imx8mm-var-som.dtsi" #include "imx8mm-var-som-wifi-bt-iw61x.dtsi" =20 @@ -17,6 +18,12 @@ chosen { stdout-path =3D &uart4; }; =20 + pcie0_refclk: pcie0-refclk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <100000000>; + }; + reg_usdhc2_vmmc: regulator-usdhc2-vmmc { compatible =3D "regulator-fixed"; pinctrl-names =3D "default"; @@ -205,6 +212,29 @@ &i2c4 { status =3D "okay"; }; =20 +&pcie_phy { + fsl,refclk-pad-mode =3D ; + fsl,tx-deemph-gen1 =3D <0x2d>; + fsl,tx-deemph-gen2 =3D <0xf>; + fsl,clkreq-unsupported; + clocks =3D <&pcie0_refclk>; + clock-names =3D "ref"; + status =3D "okay"; +}; + +&pcie0 { + reset-gpio =3D <&pca6408 1 GPIO_ACTIVE_LOW>; + clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, + <&clk IMX8MM_CLK_PCIE1_AUX>; + clock-names =3D "pcie", "pcie_bus", "pcie_aux"; + assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, + <&clk IMX8MM_CLK_PCIE1_CTRL>; + assigned-clock-rates =3D <10000000>, <250000000>; + assigned-clock-parents =3D <&clk IMX8MM_SYS_PLL2_50M>, + <&clk IMX8MM_SYS_PLL2_250M>; + status =3D "okay"; +}; + /* Header */ &uart1 { pinctrl-names =3D "default"; --=20 2.47.3