From nobody Mon Feb 9 12:50:28 2026 Received: from mail-ot1-f50.google.com (mail-ot1-f50.google.com [209.85.210.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9083F1CB9F6; Fri, 25 Oct 2024 08:07:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729843668; cv=none; b=fmRipI0noZOV0jT6o3YPqwEb8F0ALCH4yJjkKbF4Lb1xU6byWL/FTO6vAuhJ9Is34cAasJLvUKqU9lHeqKdcjpTYjrqyfvAiWqMl80CA4nWwp7ErGwFCg7QNc+PbMH0PTi2xow6LI22s1u3sfQLPGwOwFFHSRF5IgEgZYSrVZFw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729843668; c=relaxed/simple; bh=MgMVj0z5F3MCbUi78irJrYSmPQSSOsTHrR+RLkj9tZA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=EwHHnLCN50qzq7UHdFXqRMsL3n0Ix1OvscXDexW6d02q6cYw2SEd1F1ozPMKg9PWAzZnnb9+nfMelsM3hzhS4nyMq/l1j3XRbI0odHMVTL+42m22yUlp8LawI+8hJMyWqSHIIaMQ9vFGqInkA1U9gjDYjrPib14cVH1VJo69Y84= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gI9LQFjN; arc=none smtp.client-ip=209.85.210.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gI9LQFjN" Received: by mail-ot1-f50.google.com with SMTP id 46e09a7af769-71822fabf4fso1027805a34.2; Fri, 25 Oct 2024 01:07:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729843663; x=1730448463; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qk4+oNf4uw3HZrJG9g8mUMeRJ62EgsnaH5WrBFOGN5k=; b=gI9LQFjNa4TUinZVRxJlcvZO8aS6gVzeTMJZFZmxjmTXsjytMYqaCWCgmuuFvf9OYi SmhcKHVw6bTC6QoTqa+XlNxczC9170Ja9A5i2PUuefdykXlkAIxF3eeAy5+1hNgot8+i /4AmmoVT7jCuwvvNLHBFu/LQfJIiHQMALM9kvhMN8Xvp7e6a9xxgt6i8Y92dQ8rN6qqM zwLug/ulQb4AZPNOoGdVylhB55CiQdtjnLLMKi+5OnkdyD57cz7ZmN65SmHcr0Z2o70s B6NlJmJsPh9D7Ki8VVc/sNFZE0q/WprAabR4O3yGqcZfL2u3YxtQ5NaSinBvm4og/D7s 3ooQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729843663; x=1730448463; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qk4+oNf4uw3HZrJG9g8mUMeRJ62EgsnaH5WrBFOGN5k=; b=Kyn7V86J465DdRTDBujFHcGNp1Isk1ue8+DKQVDfbJfVXMbXEdwNR6GLbFFGcctQnJ XCB0uhNq7giSLv57s3UQaof6ZAmF9vv7172S5jOPrfw4UQ41Xl7hXBXb1zo8dFiqMs6Z Nqz5Nfk4o0T6IcKUwierJBjmH7nTv1TJA4ZP0lyQcok2O6Lkk7khDDciQwViCtCnqluX +kqmbMYkpTARvL4dcKv2hSgUNL3kfHAuxIXc8lzJNSb66CTQT0JCjwoXOEvlScDdFSjs kZCZi/aQZWjnrhlWsOiCl42pB6PL6Reu2UQ1+udKAsT0DXIjgZV0rr3Pf1GDq0/vk18A 6o8Q== X-Forwarded-Encrypted: i=1; AJvYcCV4ReNvCe0PvOfScbYtdp+ygAh9fRX242+P8h4iSZ6R0p6DzHzv3obiEdIrHyPmQiy8pCTWtNrNdpvR@vger.kernel.org, AJvYcCVJtsqFrDENKFF7RzMXpsdZpOQgXuslUOJgRM7R26m+gKbDTX7KUz+sRvQUVhf//Go2Uecp9EmfXE6B@vger.kernel.org, AJvYcCXgBc4t5KEWarrXusaBPF53u8V2YpacoLMRlEBeBs18/VjDzMY6v7LSDG8kuMUbKsyiqB9HqFFjP2AubhM8@vger.kernel.org X-Gm-Message-State: AOJu0Yxkc/cbqN1msEqY9hcWoBp3UxYcm3RDAat7njTrcsswyqJrAK+J RjMTfXcQbTRZR/D4J422seD7zYCjDVsTCNJweikdN1xqWI2NSaeuKVsudOB1 X-Google-Smtp-Source: AGHT+IH+vWSdxMkvCKRIZuC2GKv3UoSnKoKHfkLlI5WyuqKh6iHekjEfItWsFw9Z8d1tzw+HTP9T7A== X-Received: by 2002:a05:6830:6d15:b0:718:119:ee15 with SMTP id 46e09a7af769-718594231cdmr4563701a34.10.1729843663506; Fri, 25 Oct 2024 01:07:43 -0700 (PDT) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 006d021491bc7-5ec187386a2sm154702eaf.46.2024.10.25.01.07.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Oct 2024 01:07:42 -0700 (PDT) From: Chen Wang To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, unicorn_wang@outlook.com, inochiama@outlook.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, chunzhi.lin@sophgo.com Cc: Sean Young Subject: [PATCH v5 2/3] pwm: sophgo: add driver for Sophgo SG2042 PWM Date: Fri, 25 Oct 2024 16:07:35 +0800 Message-Id: <4abe3cd4a870fc15b5e54a48eb4554a7419a4ef8.1729843087.git.unicorn_wang@outlook.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Chen Wang Add a PWM driver for PWM controller in Sophgo SG2042 SoC. Signed-off-by: Chen Wang Signed-off-by: Sean Young --- drivers/pwm/Kconfig | 10 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-sophgo-sg2042.c | 194 ++++++++++++++++++++++++++++++++ 3 files changed, 205 insertions(+) create mode 100644 drivers/pwm/pwm-sophgo-sg2042.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 0915c1e7df16..ec85f3895936 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -584,6 +584,16 @@ config PWM_SL28CPLD To compile this driver as a module, choose M here: the module will be called pwm-sl28cpld. =20 +config PWM_SOPHGO_SG2042 + tristate "Sophgo SG2042 PWM support" + depends on ARCH_SOPHGO || COMPILE_TEST + help + PWM driver for the PWM controller on Sophgo SG2042 SoC. The PWM + controller supports outputing 4 channels of PWM waveforms. + + To compile this driver as a module, choose M here: the module + will be called pwm_sophgo_sg2042. + config PWM_SPEAR tristate "STMicroelectronics SPEAr PWM support" depends on PLAT_SPEAR || COMPILE_TEST diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 9081e0c0e9e0..539e0def3f82 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -53,6 +53,7 @@ obj-$(CONFIG_PWM_RZ_MTU3) +=3D pwm-rz-mtu3.o obj-$(CONFIG_PWM_SAMSUNG) +=3D pwm-samsung.o obj-$(CONFIG_PWM_SIFIVE) +=3D pwm-sifive.o obj-$(CONFIG_PWM_SL28CPLD) +=3D pwm-sl28cpld.o +obj-$(CONFIG_PWM_SOPHGO_SG2042) +=3D pwm-sophgo-sg2042.o obj-$(CONFIG_PWM_SPEAR) +=3D pwm-spear.o obj-$(CONFIG_PWM_SPRD) +=3D pwm-sprd.o obj-$(CONFIG_PWM_STI) +=3D pwm-sti.o diff --git a/drivers/pwm/pwm-sophgo-sg2042.c b/drivers/pwm/pwm-sophgo-sg204= 2.c new file mode 100644 index 000000000000..a3d12505e4aa --- /dev/null +++ b/drivers/pwm/pwm-sophgo-sg2042.c @@ -0,0 +1,194 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Sophgo SG2042 PWM Controller Driver + * + * Copyright (C) 2024 Sophgo Technology Inc. + * Copyright (C) 2024 Chen Wang + * + * Limitations: + * - After reset, the output of the PWM channel is always high. + * The value of HLPERIOD/PERIOD is 0. + * - When HLPERIOD or PERIOD is reconfigured, PWM will start to + * output waveforms with the new configuration after completing + * the running period. + * - When PERIOD and HLPERIOD is set to 0, the PWM wave output will + * be stopped and the output is pulled to high. + */ + +#include +#include +#include +#include +#include +#include +#include + +#include + +/* + * Offset RegisterName + * 0x0000 HLPERIOD0 + * 0x0004 PERIOD0 + * 0x0008 HLPERIOD1 + * 0x000C PERIOD1 + * 0x0010 HLPERIOD2 + * 0x0014 PERIOD2 + * 0x0018 HLPERIOD3 + * 0x001C PERIOD3 + * Four groups and every group is composed of HLPERIOD & PERIOD + */ +#define SG2042_HLPERIOD(chan) ((chan) * 8 + 0) +#define SG2042_PERIOD(chan) ((chan) * 8 + 4) + +#define SG2042_PWM_CHANNELNUM 4 + +/** + * struct sg2042_pwm_ddata - private driver data + * @base: base address of mapped PWM registers + * @clk_rate_hz: rate of base clock in HZ + */ +struct sg2042_pwm_ddata { + void __iomem *base; + unsigned long clk_rate_hz; +}; + +static void pwm_sg2042_config(void __iomem *base, unsigned int chan, u32 p= eriod, u32 hlperiod) +{ + writel(period, base + SG2042_PERIOD(chan)); + writel(hlperiod, base + SG2042_HLPERIOD(chan)); +} + +static int pwm_sg2042_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct sg2042_pwm_ddata *ddata =3D pwmchip_get_drvdata(chip); + u32 hlperiod; + u32 period; + + if (state->polarity =3D=3D PWM_POLARITY_INVERSED) + return -EINVAL; + + if (!state->enabled) { + pwm_sg2042_config(ddata->base, pwm->hwpwm, 0, 0); + return 0; + } + + /* + * Period of High level (duty_cycle) =3D HLPERIOD x Period_clk + * Period of One Cycle (period) =3D PERIOD x Period_clk + */ + period =3D min(mul_u64_u64_div_u64(ddata->clk_rate_hz, state->period, NSE= C_PER_SEC), U32_MAX); + hlperiod =3D min(mul_u64_u64_div_u64(ddata->clk_rate_hz, state->duty_cycl= e, NSEC_PER_SEC), U32_MAX); + + if (hlperiod > period) { + dev_err(pwmchip_parent(chip), "period < hlperiod, failed to apply curren= t setting\n"); + return -EINVAL; + } + + dev_dbg(pwmchip_parent(chip), "chan[%u]: period=3D%u, hlperiod=3D%u\n", + pwm->hwpwm, period, hlperiod); + + pwm_sg2042_config(ddata->base, pwm->hwpwm, period, hlperiod); + + return 0; +} + +static int pwm_sg2042_get_state(struct pwm_chip *chip, struct pwm_device *= pwm, + struct pwm_state *state) +{ + struct sg2042_pwm_ddata *ddata =3D pwmchip_get_drvdata(chip); + unsigned int chan =3D pwm->hwpwm; + u32 hlperiod; + u32 period; + + period =3D readl(ddata->base + SG2042_PERIOD(chan)); + hlperiod =3D readl(ddata->base + SG2042_HLPERIOD(chan)); + + if (!period && !hlperiod) + state->enabled =3D false; + else + state->enabled =3D true; + + state->period =3D DIV_ROUND_UP_ULL((u64)period * NSEC_PER_SEC, ddata->clk= _rate_hz); + state->duty_cycle =3D DIV_ROUND_UP_ULL((u64)hlperiod * NSEC_PER_SEC, ddat= a->clk_rate_hz); + + state->polarity =3D PWM_POLARITY_NORMAL; + + return 0; +} + +static const struct pwm_ops pwm_sg2042_ops =3D { + .apply =3D pwm_sg2042_apply, + .get_state =3D pwm_sg2042_get_state, +}; + +static const struct of_device_id sg2042_pwm_ids[] =3D { + { .compatible =3D "sophgo,sg2042-pwm" }, + { } +}; +MODULE_DEVICE_TABLE(of, sg2042_pwm_ids); + +static int pwm_sg2042_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct sg2042_pwm_ddata *ddata; + struct reset_control *rst; + struct pwm_chip *chip; + struct clk *clk; + int ret; + + chip =3D devm_pwmchip_alloc(dev, SG2042_PWM_CHANNELNUM, sizeof(*ddata)); + if (IS_ERR(chip)) + return PTR_ERR(chip); + ddata =3D pwmchip_get_drvdata(chip); + + ddata->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(ddata->base)) + return PTR_ERR(ddata->base); + + clk =3D devm_clk_get_enabled(dev, "apb"); + if (IS_ERR(clk)) + return dev_err_probe(dev, PTR_ERR(clk), "failed to get base clk\n"); + + ret =3D devm_clk_rate_exclusive_get(dev, clk); + if (ret) + return dev_err_probe(dev, ret, "failed to get exclusive rate\n"); + + ddata->clk_rate_hz =3D clk_get_rate(clk); + if (!ddata->clk_rate_hz || ddata->clk_rate_hz > NSEC_PER_SEC) + return dev_err_probe(dev, -EINVAL, + "Invalid clock rate: %lu\n", ddata->clk_rate_hz); + + rst =3D devm_reset_control_get_optional_shared(dev, NULL); + if (IS_ERR(rst)) + return dev_err_probe(dev, PTR_ERR(rst), "failed to get reset\n"); + + /* Deassert reset */ + ret =3D reset_control_deassert(rst); + if (ret) + return dev_err_probe(dev, ret, "failed to deassert\n"); + + chip->ops =3D &pwm_sg2042_ops; + chip->atomic =3D true; + + ret =3D devm_pwmchip_add(dev, chip); + if (ret < 0) { + reset_control_assert(rst); + return dev_err_probe(dev, ret, "failed to register PWM chip\n"); + } + + return 0; +} + +static struct platform_driver pwm_sg2042_driver =3D { + .driver =3D { + .name =3D "sg2042-pwm", + .of_match_table =3D sg2042_pwm_ids, + }, + .probe =3D pwm_sg2042_probe, +}; +module_platform_driver(pwm_sg2042_driver); + +MODULE_AUTHOR("Chen Wang"); +MODULE_DESCRIPTION("Sophgo SG2042 PWM driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1