From nobody Sat Feb 7 09:30:22 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CD72729D277 for ; Fri, 23 Jan 2026 19:51:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197888; cv=none; b=Hb+64D/ohqXC/8Y/4h59EdWVTT3KMni6FNHEbtpa11gZ9EV1OMSYgitfkuJEeJSyqAxIp4JFHmhKpGAX/3XbS4/wll9WlMXqxmkssASp47wkkz+jILVvJD/A7DKFLWfEyHLpWWtVvcFVW/HRkc+9hI2whpIQmKVhh9sppWY+aDk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197888; c=relaxed/simple; bh=CsVAGnJYyt1gpIKIOyO13ylzg/PQgaXnaqCXcwteapg=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=RTSMWHMWC7R052whMjL7fS6Cb66dsSzGMMyXsM+ZXX1cwgI1ljFSxDkXZFzJWWVzjJpEgOxWBbJPC32wkxkZBQKaXUP50RfNwoWciuauQ1LqRGGh+DkBrkAuqYSVWizdxWlnzoNQbTWUvgg7Gv2KneqKlTsUqwwOWDEGthmRofM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=HAUuY9eC; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="HAUuY9eC" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-47ff94b46afso21607585e9.1 for ; Fri, 23 Jan 2026 11:51:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769197884; x=1769802684; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=MNmEBAcCOcnCArGc8pe5UUOL3dPUYv44y06uRTFe1O4=; b=HAUuY9eCLm66QWg1scOsIxXcs9xNNZ16ViTINKCwu7yHrHQyB1qUdo7ppKb+iq17gM ewiffFx5oqEKaidR7I5MeN/dsv/eTBuB20uC+xyN4lsny7DZOyLfXYsDAnYGH8s/ymRM DncQHYM4bxCyvbQ7H7tZ7dY8VbZw5JFx4VxlExEiAdZ8idjnaPyZ4mYWxLKvxtCcJ26o 2JBBFGx+y/A4dvSVEc3cJKZsmcq7TqpQpsqk8si4xSWk7vA1MdSYvB+5I3hVmdd1Ri75 pS2nlyLFLku8BEcuUV2v7zVt73QID7u66vFKxb+/4OfSAB8RBTv2NZsZg4+4HQpwnhYx Wd6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769197884; x=1769802684; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MNmEBAcCOcnCArGc8pe5UUOL3dPUYv44y06uRTFe1O4=; b=id4htGnUoIjdr+xJjmUrDNuRxS3zybyypUFlG7wlJ+jyWGpRs/7QVfejxzdp6R735e r3Bdlyox7+5nneDvVgqNtrKNHZqAY5Jbl0Xtd0cKMGxu+ptYONXXb5r3XVSeos9mpUxI T4p382nrr+BDGs23p5Ypthnddn8BqCgQdA6eXK96S8BXx7kaz0iUsvBOdinXHEzJuAXE BMcW51A5ZRpQGE5KKgBeJi4a1TkiSwFKv+QWigTB+SZzk/MsARuVR0h49R9lVNCvuaI1 40AoSVgqcJPduJDJjYQ41j/+rrJSsejLcY7a0lonnxqNPfR9p2hhpxCSv64zYU0qt1NU 05Ig== X-Forwarded-Encrypted: i=1; AJvYcCWmTvWT5eIabuBvhkM6nm9VZez89C6+c9QtjlWRY+lrgZltH/RiyL5llkzeyHwkozvQn1m3jLlPgJ8LIfw=@vger.kernel.org X-Gm-Message-State: AOJu0YwGdAUc8oqnM4NHT50CTMUjlpgrM8Kes/+6S17uZspuRIhreU/K Zjwd1c2wxylDCka7XnK5Soi5DjDdiOTFOS0wGK/8Ubs94J2wi6c493b3DFBLRm5g94s= X-Gm-Gg: AZuq6aK7I0bLJmQzwP+Ho8ZhLbh+DtCx21sbvl7wuhArAaY0BvmLRrbgjEJ0t6tXu7h edo93pKHSEKL40t2xmrsst+a6il8Z9SMhVtq1+9EHL+WBn/WwaPCoE8ksuazV7ev1dCAo1/WKSf XViV2/2EmZyB3mZw+1SELgEcjjJBINgv86+CokRqjod7KaHDK1tIFU++UzW6TqJvtmJqzH+rS/X ew26X3no+1QfaV6S3jnSozzOA61Jx4plio/mkd7n0IKYOAuxE9hVDV1ZiKhLAMNtggZb5hbypgZ tEiT6vl5an1Kdo+pv7SHzvMb57O1APEUif020DcY5KZ/8frjMcGg5xpFR6Yj1+uSgWAYwPbsrSh f3oDNQo42rjufozTSdHBMquZZ1U0ubHsGr7CTHXy4a1Hf6nzahbvZbu48kke33h24qOVs5z0zr1 3UJ79FsbOEGDC7COB+ X-Received: by 2002:a05:600c:3e0e:b0:46f:a2ba:581f with SMTP id 5b1f17b1804b1-4804d307b0cmr68595535e9.16.1769197884089; Fri, 23 Jan 2026 11:51:24 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-480470bfe42sm156761385e9.9.2026.01.23.11.51.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Jan 2026 11:51:23 -0800 (PST) Date: Fri, 23 Jan 2026 22:51:20 +0300 From: Dan Carpenter To: Chester Lin Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Frank Li , linaro-s32@linaro.org, netdev@vger.kernel.org Subject: [PATCH v4 3/3] dts: s32g: Add GPR syscon region Message-ID: <34ac20223cf6833a0fe4291cfb2db5309f4e5eed.1769195864.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the GPR syscon region for the s32 chipset. Signed-off-by: Dan Carpenter --- v4: no change v3: no change v2: Remove #address-cells and #size-cells arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 ++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 51d00dac12de..b954952d962b 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -325,6 +325,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g2-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -731,6 +736,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts= /freescale/s32g3.dtsi index e314f3c7d61d..be03db737384 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -383,6 +383,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g3-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -808,6 +813,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0