From nobody Sat Oct 4 22:33:02 2025 Received: from BEUP281CU002.outbound.protection.outlook.com (mail-germanynorthazon11020080.outbound.protection.outlook.com [52.101.169.80]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 260182EBB9B; Tue, 12 Aug 2025 11:12:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.169.80 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754997140; cv=fail; b=VYdEf2H1N1g0Vz32CGcS0sPtdxWNtXJjETXUiaFUs/7MBahomH854XSyD5A6xTtcSSNgZDXqe6BzmMIjPIeZjsdTe2KJtFaNmkrCbcPxC5WrHBp5AprRSb3eBKH6TfU+NW+LwqzclNq07h7Zv/t5xRzpOyBbdU1OzK+FfxCDJK8= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754997140; c=relaxed/simple; bh=NhLENZPWwRjHzqDtN7qFh1gAqpoMArAu7BtEqXTe460=; h=From:To:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=pxehqTsXtQTeYPuTTPWWUqW2kvlF664jIA3HgCtWpN07pRxuWrQElTttEp1SuYNNSZuClbDvtgN+0ayLvGX+2B+bUPa0bDehwsg2279c6REt5Qy/K+ANA4bwOTgKppDrlyKIpp2moo/iAW6+0k0Z0VENC2SZTT6HVCUbrLomhaw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com; spf=pass smtp.mailfrom=adtran.com; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b=XoG7n8Tr; arc=fail smtp.client-ip=52.101.169.80 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=adtran.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b="XoG7n8Tr" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=RDRtZnikPsXfb5p5KAiRPRg1ynZQyySSPw0ppE6UxL4LIbTlSDTdI7hlcDCgywqlS8e4oEB4WzkKYUlOdZ5aN1ja6jgcYcxTFk0vrNU0jBB/Mrf4OAaaRJi8ml13w5qEKHeRUU8LFukfkcgCk27epMkNdMGM7NiJfIZgDUPZMHde3K6GG13F6jOzR/3DMheVmk7//v0EN0UUJu4muMcFPczjps8KCTY31zV4goqAwgc2WZMeDBZeV4ovhwBb6LgMQylNllTy5H3OrDHxeP99spA2MJLza3rrTOnac9QU+JoZs58OIrJDEf56+Ez5L3OBzvAiaV2Wl/9DNePTzm8amw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=NhLENZPWwRjHzqDtN7qFh1gAqpoMArAu7BtEqXTe460=; b=hmAYW8XgCWcqinh7ST33cbt0CRTBCcBmJs+1YYbRnY3NdD/tRXMy+1X5q/B2K3HeIqy74f15D7UCvLkgMTSSzw67bnG/5Gze0BnJ0Jm5Rtxo/rXXJeZuHRAA5VjkZt1YZoGE2WGHUKIA5QrssCpXW7AcECaByFeERLrgYE0Vnbk5+uuWX8RsSOxQpAJ2GTzd11WYPaoJYfIC/BjuntGOiqRzzyLxUckGNSLXeCsfqpdhJuLrutGN0ltiVHCGNQrck5qz3kzqWpG3AZgANSELktNv1eivomD3zQ7khj+pIZeT2lBNsuhaXesybMnjlu/cZ7vicEGwncPXAX9hl8j6sw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=adtran.com; dmarc=pass action=none header.from=adtran.com; dkim=pass header.d=adtran.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=adtran.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NhLENZPWwRjHzqDtN7qFh1gAqpoMArAu7BtEqXTe460=; b=XoG7n8TrGXJtNLFd0APiu1oWPbWV9SFrFYbcz8jWjFt01/h7zZVWoO6CWKK3BZ2emHzg48/3zJi9eAu3L/8BDfRnGFCvk4f7CkBmfmIAHCIOOMZRjePgKGqklsPZpt7iasX88QpV2JRoVz/nW5q1bR5r/MC90ZhHSJTHL6ZoBZ4= Received: from FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d18:2::126) by FR5P281MB4300.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:117::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9009.22; Tue, 12 Aug 2025 11:12:14 +0000 Received: from FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM ([fe80::92f0:48d2:2be9:13c6]) by FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM ([fe80::92f0:48d2:2be9:13c6%2]) with mapi id 15.20.9009.021; Tue, 12 Aug 2025 11:12:14 +0000 From: Piotr Kubik To: Oleksij Rempel , Kory Maincent , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , "netdev@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: [PATCH net-next v6 1/2] dt-bindings: net: pse-pd: Add bindings for Si3474 PSE controller Thread-Topic: [PATCH net-next v6 1/2] dt-bindings: net: pse-pd: Add bindings for Si3474 PSE controller Thread-Index: AQHcC3n0zXGFQsL+jk+Et3nG2SZWLQ== Date: Tue, 12 Aug 2025 11:12:14 +0000 Message-ID: <1ecdf826-3483-4cbe-a4c5-eefbf47c7a8e@adtran.com> References: <2378ee79-db60-45fb-9077-f21e8f7571eb@adtran.com> In-Reply-To: <2378ee79-db60-45fb-9077-f21e8f7571eb@adtran.com> Accept-Language: pl-PL, en-US Content-Language: pl-PL X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=adtran.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: FR3PPF3200C8D6F:EE_|FR5P281MB4300:EE_ x-ms-office365-filtering-correlation-id: a9284c10-8f62-47ae-b585-08ddd9911765 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|7416014|1800799024|376014|366016|38070700018|921020; x-microsoft-antispam-message-info: =?utf-8?B?c3E0MG1ML1g3d2FLTnUxM3J4TjlMc1RSVEdyRERnRGRFWW9MS3lINi9Ba3hF?= =?utf-8?B?ZzNjbGRNR2tVVEE0eElHdUlvU2hLUGNnd0dqd3NrSkwyREF2Wm5zbHBlZjRy?= =?utf-8?B?UC9zYlB3YXdIVUVJeURRbVJQWStrMWUydlBoSndvTHFuZFBWVjlWbW5EOWxv?= =?utf-8?B?ZmFVTzFoOFcrZ2VIWUI2VElHSFZuWk5KRlNNRXQ2YUhLY3F1d0tpZkg2aEVT?= =?utf-8?B?dDJaZzRqMGFPVU1aamdhNzZyMW12ODlUNVlyeWFiYXVCbVU1WUUxSlptY1dv?= =?utf-8?B?Wk9KanlyOG93RWtOVlRxNDFFZFVqT2VYN3hkNmpFLzNJQTNEL0lMYjRzamhn?= =?utf-8?B?NHBJVWJPUWwzN1pCcTd3YlFLMDVvcjVmWnRRdkdHRFp6cWZtSnpud3JuQWVa?= =?utf-8?B?UHBXR3A2WXZsZTFrdjlKbUs5TkRGdkxITjdORlhRTVZZc1l0WUtrMThweE5i?= =?utf-8?B?UlB5c282ZVV1Nlh1Z21wZnk2bU9xWHpVOXo1bGxQNTd0enVxSlNjTHk3OEFT?= =?utf-8?B?cTc2OHZobEd3bGZIVEJLYXdhOHZPSnpQWmRVaG16RGdZVWpjbVdydldKcHJt?= =?utf-8?B?WDFOc2RmU1laYU5tMnkrQmovKzA0QWl3VU5EWXlPdkk1eEJYWjBEaVArd2xX?= =?utf-8?B?WHVKcUYrZmpmTUNraXZsOWxzVzZVS3Z1d0VuaEZmWUtXcEZDd0U0YzNPQktE?= =?utf-8?B?MU16dTRLS2loc1p2UnVZMUI0NDRENEE2VzNabDUyK1dHOWZQZm53TzBHMGxy?= =?utf-8?B?dHd3RldjZXpYSExzMHFhcHlySnFLQnVYdjd6WXFkd2hmb0V6a056ZVRSWmJq?= =?utf-8?B?akdpRmFmY3JKWkpjUEx4V1hORkRibHdPNjZMQ0M1QXZ2WFRuRzl4SS9uU2Fo?= =?utf-8?B?UjJBd2RIUmZaeVdPTnRUQTdPYzF2U3NXOUVwc3ZSVFZFQlM3WmtnUW9NOFJE?= =?utf-8?B?YlJlUnh4TzNTclhlSVpmRzNKcDY2Wk1ONyt5d0dCd1IrWHArbXA3QldUQ2xz?= =?utf-8?B?dGtiUUM2S2taSkVoc250dkRXMUtIbDh4ajllYXFvK1I3OW12bklLeGFRODBt?= =?utf-8?B?SnJrdHJJRGV2YTFRb0pOemVBdFdSKzB5QTZJTW8ySWRuY3AzWWQ1WkpqRktX?= =?utf-8?B?UEp0ckN3YXNWWTNNZkhvS2xiMExzSVM1Ly9MRW4xVUZua0ZiWVhQbW1NQzdH?= =?utf-8?B?bjU5RmMrSCtEU2hhbS80eEVOWjZ4Kzk2UlFWdzA1VHJUTGNVMDJKZWdMQjVu?= =?utf-8?B?dGN4Nzg5bE0yT2FKTVd0Qjc5aytnREc0NXhCcWYzS1RrUWhTY0lDODRRUGNp?= =?utf-8?B?U3dWcmZ6cURtVjYxeDQ4a1M4N0t3c1dKcHBLajF5QWRVYmdYZkQ2aHo5SGdT?= =?utf-8?B?OE9GSm5nVk5EbG5XeWE4OHZOSlBUZmtpc0xKM3JMbWFoNXIvTmUwT1pHQnIv?= =?utf-8?B?a1V3SDcxRWJOUVEwUjhhWGIzTVYxZU54QXl1T0wxTWcxWTFqbTUzUGNwRk85?= =?utf-8?B?Q1p4ZWNIQ2dodm0vU1NubjhCZTBGUHRTTVRQMXNnTXNkeS9sanhiSmlYRmpq?= =?utf-8?B?L3g3eHBXelo0VW5RVDlOWk5IbDROUjV0UFRZQm02SHkyUlZWYkVodE9RT0tZ?= =?utf-8?B?ZUMvNTRsNC9LUGozTWxoTnBiSDVhRmNkQUNGWStyZldPRGtoaHNyZ2pXaDVz?= =?utf-8?B?SFFjV2VxY1UxSzZzRUplVWQ5NzhTNTc0SmlJVU53Y005MWEzRE1RUWQ3N3Zj?= =?utf-8?B?VmFxcURrSlkxdTZzQ09qRHdya2dRSW8xVm9yQUkzVkhhU1QvN1FiVDV4bVFu?= =?utf-8?B?T3JEVUFsOG1wbnJYVVlqTzQ5a0xIbi9CNWEzZWsrRWp2YU9ZVDgzQ1oxc3g4?= =?utf-8?B?ZEpGdGFDS0gwcmtCcGk0bjNKMkQ3bnJMTDhaL2VSNDdxdkRRbU9xNS9OejhM?= =?utf-8?Q?Q8GlUS3EY70bDN0nWfXAZ0vV592RQ2FT?= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(7416014)(1800799024)(376014)(366016)(38070700018)(921020);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?MDBNWENZMTBTZnlSdktLeXd6dkJDQTk2aVpPb3E0aXV4TFlINWNNai8waFZv?= =?utf-8?B?YWhsRGVBN0czazBlQk5JWWxRWWpKeXpFZ21xYWM2dEo0VTBMLzNvRXhmYVJN?= =?utf-8?B?RXJtNnVSVDdiM2x3VUQyR2lSaFlkcEpoa2ltS01VaEZLT2lwdTJKQUJxMnhR?= =?utf-8?B?Y1N2VEdwMy9sMW50dWptZXlwang3UGc3WDJGR2hKdXR1dTZkeTJ1dDRobENN?= =?utf-8?B?a0VneDEvencrZDNqZXN2OFFRTjhDMWdSMGUycHdkbURoNXJBbkZoR1Q5YnJl?= =?utf-8?B?VTZwTVJNc3NZTkhPL004bWo0SG92emVaNkc5VmUwcFZDMjhSVnVMYTlIcURV?= =?utf-8?B?OFNOQzErRDhzTHJNZTZmbWR5TGVYQ1FiKytRSjB1dGp1V3ROWGNudG9meXVJ?= =?utf-8?B?a0NqZ1phMXNyeEloa3RQb210VkliTWxURmx0Yml6c3Jsdk9xZmV2aERPZzBI?= =?utf-8?B?UGZvbnFYcmV4anVIWUUvRDBOdnpsSzUwT3QrWEpueTNxdmNXVjFkTG5EWjZr?= =?utf-8?B?elZPeTk1eVpDWnlwRHdkMHhhTDFUSVF6Z00wR013engzNnpMWENIeWIrL2o0?= =?utf-8?B?ZVA3MUg1S2EyNGxxOVhLcDY1THRaYmwzNVpqTjBuTExvNEUxK05FYldjc0Vz?= =?utf-8?B?QktIQ05zZStBYlNlNkRES2VHNTdjY3U1VDNwS25uM0NLQ0FNVDVtQk0yQUFC?= =?utf-8?B?ckRPa3hFS0VQVFhDQzZBL3Q4dDFsSzR1YUw0WStYS3FrVVpFUDlvOUhSc0Zi?= =?utf-8?B?ZVVhbXNwSXY5ejFHeU5waUVNaXNwY2tRWm16cjVtdnMyUmRRQ3pSc0c4ZG1n?= =?utf-8?B?QkxEWVB5Sm9OOFhuYVcrcWl6dGpjYTFpMnQxUnVhc0FTZVlzdE1HQjY2NklP?= =?utf-8?B?Y2diblh6bkFzZkZNN3RpMnRFdFhZQzk5VUFUdkJzTHhMekUzZUczQXU3VXVJ?= =?utf-8?B?U1FyeG9mcHVlbmg0Nm8xeHJaSnJIcUtCanF5Wlk1UmxqOE9La2d4WGpLS1hN?= =?utf-8?B?Z3VLaUh4VmpNbS9PblR1d2NBdnlpVnJsWDRKRDJFTU5SRGVjM1JTTUZCTW5I?= =?utf-8?B?YXIrVlZwZVpvd2hlQzZ3UEFjb0FrQ2M2d2ZJUVZOV00zSGZaUGxZcmY0aCsx?= =?utf-8?B?TkJiOEFpWGVveDFHUGozczllRFluaDBycWlyOWRXb09FaUMxclkwalhYM0Yx?= =?utf-8?B?cTRHU1VrYWtWalgxaW9lbm4vTXdjc2k5RjlRbVUzN1NnRi9uQjcxeSt4RzRX?= =?utf-8?B?TUZtSnozUUJuZXlMYjFqcjIyQjk4aEF3TEdkcnVwanFxaVlMVmJJWWFSUU45?= =?utf-8?B?WWxvZE5mYWZ4dWI3YnN4UzIvR3dwWVRPancwcTArd0hxeHp4NHM2djh5cGRm?= =?utf-8?B?bWdXWGlXdWlGQWIzTU9nTjk1YUlXU3ZOQklJZzYxRXU2L3RoYTBnVUR5SnV6?= =?utf-8?B?dVhwTWJUL056SE9ucklicTI2eWVqQ1lmNlZMS2IyUFJ4SkZWTEM5Yy9qM1VM?= =?utf-8?B?enY3N1FpMDVYRXFtY2lHQTZIY2hYUCtiTXVVanQzaStLSkJZNHAxUjJtN01P?= =?utf-8?B?T2FtT3I2SUVSV2RyVUU1eTNOVXRPeWhGWGJhSzFURGtrbjljajlJaFJCNkx4?= =?utf-8?B?Tjl2YjM1SzdBcm1hN0RNYlpIR1RpVjZwWC9jZUdwSGMwSGJYQkhKT2tzcFNo?= =?utf-8?B?ZklTNm9tdGR6T1M2M2tUOXFrR0ZYcngvOEVUNFNiUWVKMDdsakVTOFRVamJR?= =?utf-8?B?aW4zd3p1M2lJbmRGd0pLWkQwM0JoeW92YTlCWGNjSm9sNVBpT0xObFErdEFY?= =?utf-8?B?SkdzUUlHSEZwVWlOdkxxVHVlM3RJMEFGWENKbVF1NlMzL0Zqd005SVFPOThQ?= =?utf-8?B?NnZmUzdnUEhKTTNGOW5uaXdLNTVjenVENkR6KzhYdlo1d3BaMXpWV3pFY1BZ?= =?utf-8?B?Zmdpd3FwakpyZzVwNldmY0g5a1RwR3NQSE1UcTFRQkpwL2VZcFFncExQRFJl?= =?utf-8?B?K0JLUTNHblUxZVc4aWFMdk5xVjBLaldnbWZKbGlPZXMxRnFmd2NDWVA4OVpL?= =?utf-8?B?Rnphc0h1OVdoVldIMkV1dmxkZmMyYmQ5SFppM0IvaS8xM2tTYTBteGhJOFNS?= =?utf-8?Q?7Rzyfky8cs6c7yTvRF9Q9oWXa?= Content-Type: text/plain; charset="utf-8" Content-ID: <74CFB6BD4BCD3F4D842709733D563F71@DEUP281.PROD.OUTLOOK.COM> Content-Transfer-Encoding: quoted-printable Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: adtran.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-Network-Message-Id: a9284c10-8f62-47ae-b585-08ddd9911765 X-MS-Exchange-CrossTenant-originalarrivaltime: 12 Aug 2025 11:12:14.2471 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 423946e4-28c0-4deb-904c-a4a4b174fb3f X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: WyWMrpfi8fJRMouQXjdPASpyFVU7T/PZWG/eXrX4Of4OARxUNX16x904BGf/yHESqVdaYzpyUYJQQUo3kfo6BQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: FR5P281MB4300 From: Piotr Kubik Add the Si3474 I2C Power Sourcing Equipment controller device tree bindings documentation. Signed-off-by: Piotr Kubik Reviewed-by: Krzysztof Kozlowski Reviewed-by: Kory Maincent --- Changes in v3: - Update channel node description. - Reorder reg and reg-names properties. - Rename all "slave" references to "secondary". --- .../bindings/net/pse-pd/skyworks,si3474.yaml | 144 ++++++++++++++++++ 1 file changed, 144 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/pse-pd/skyworks,s= i3474.yaml diff --git a/Documentation/devicetree/bindings/net/pse-pd/skyworks,si3474.y= aml b/Documentation/devicetree/bindings/net/pse-pd/skyworks,si3474.yaml new file mode 100644 index 000000000000..edd36a43a387 --- /dev/null +++ b/Documentation/devicetree/bindings/net/pse-pd/skyworks,si3474.yaml @@ -0,0 +1,144 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/net/pse-pd/skyworks,si3474.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Skyworks Si3474 Power Sourcing Equipment controller + +maintainers: + - Piotr Kubik + +allOf: + - $ref: pse-controller.yaml# + +properties: + compatible: + enum: + - skyworks,si3474 + + reg: + maxItems: 2 + + reg-names: + items: + - const: main + - const: secondary + + channels: + description: The Si3474 is a single-chip PoE PSE controller managing + 8 physical power delivery channels. Internally, it's structured + into two logical "Quads". + Quad 0 Manages physical channels ('ports' in datasheet) 0, 1, 2, 3 + Quad 1 Manages physical channels ('ports' in datasheet) 4, 5, 6, 7. + + type: object + additionalProperties: false + + properties: + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + patternProperties: + '^channel@[0-7]$': + type: object + additionalProperties: false + + properties: + reg: + maxItems: 1 + + required: + - reg + + required: + - "#address-cells" + - "#size-cells" + +required: + - compatible + - reg + - pse-pis + +unevaluatedProperties: false + +examples: + - | + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethernet-pse@26 { + compatible =3D "skyworks,si3474"; + reg-names =3D "main", "secondary"; + reg =3D <0x26>, <0x27>; + + channels { + #address-cells =3D <1>; + #size-cells =3D <0>; + phys0_0: channel@0 { + reg =3D <0>; + }; + phys0_1: channel@1 { + reg =3D <1>; + }; + phys0_2: channel@2 { + reg =3D <2>; + }; + phys0_3: channel@3 { + reg =3D <3>; + }; + phys0_4: channel@4 { + reg =3D <4>; + }; + phys0_5: channel@5 { + reg =3D <5>; + }; + phys0_6: channel@6 { + reg =3D <6>; + }; + phys0_7: channel@7 { + reg =3D <7>; + }; + }; + pse-pis { + #address-cells =3D <1>; + #size-cells =3D <0>; + pse_pi0: pse-pi@0 { + reg =3D <0>; + #pse-cells =3D <0>; + pairset-names =3D "alternative-a", "alternative-b"; + pairsets =3D <&phys0_0>, <&phys0_1>; + polarity-supported =3D "MDI-X", "S"; + vpwr-supply =3D <®_pse>; + }; + pse_pi1: pse-pi@1 { + reg =3D <1>; + #pse-cells =3D <0>; + pairset-names =3D "alternative-a", "alternative-b"; + pairsets =3D <&phys0_2>, <&phys0_3>; + polarity-supported =3D "MDI-X", "S"; + vpwr-supply =3D <®_pse>; + }; + pse_pi2: pse-pi@2 { + reg =3D <2>; + #pse-cells =3D <0>; + pairset-names =3D "alternative-a", "alternative-b"; + pairsets =3D <&phys0_4>, <&phys0_5>; + polarity-supported =3D "MDI-X", "S"; + vpwr-supply =3D <®_pse>; + }; + pse_pi3: pse-pi@3 { + reg =3D <3>; + #pse-cells =3D <0>; + pairset-names =3D "alternative-a", "alternative-b"; + pairsets =3D <&phys0_6>, <&phys0_7>; + polarity-supported =3D "MDI-X", "S"; + vpwr-supply =3D <®_pse>; + }; + }; + }; + }; --=20 2.43.0 From nobody Sat Oct 4 22:33:02 2025 Received: from FR5P281CU006.outbound.protection.outlook.com (mail-germanywestcentralazon11022079.outbound.protection.outlook.com [40.107.149.79]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B0D6C2ECEAE; Tue, 12 Aug 2025 11:12:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.149.79 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754997147; cv=fail; b=hEjqxaSQKq0CywHHoOdGwoc4tUYKppv7nHtu5yufmYsH7EVwgdYo+bgqEolvzFxRoQz8Pb3fuUNplThdRqn+I5/dcnKnOcgCHFMNJz2QOEycIIINjBStw+mH0pV8PlD/uGMwyJ/yV85dZor5B7Zx2dGRmfithqUdLvpnKhvl0uI= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754997147; c=relaxed/simple; bh=i5ysBU5UGh8+KkKec6nakYwELGAtSrcbVFxffaefs7c=; h=From:To:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=DYjidaKlCzXqcVak+zdUBbGecFlN1BaKtql1FWv4ENBDmgsapkvtfKbfF4SDVRzCiL6XHJJHflk7FNyvfxj1cA7FmU+0eUF1ARWKfeJCRtWFKxFk70tzcNltYIxxSFmH91JyD/bD7t/v8rI2OuKZMdeLDh3IjyGFLk590XvnFMc= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com; spf=pass smtp.mailfrom=adtran.com; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b=Pm0upkau; arc=fail smtp.client-ip=40.107.149.79 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=adtran.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b="Pm0upkau" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Hrpe/E2QQ1q8r2EskuPG+z7asysL9laMDfj9wrePr3KTS+L2Dc/6KVq1ypzOGGseRsULO9waLStWUg/PF8S+NsqQuhxGjTqxKMhdwSD9zHm2hjToH1P/V7l1K6I8xXJmqZtZE3aPsIoYmIZaImQ/mNJakTMZrwxurgfL2lk1BMgXOpT5txmLpyI0c9ePNx2cL5V3IE1u59/pPKiBQA3iU8jgB+XFDq4sumGKk1HEx3PJUMwzgFigrTSfQ9kkGcyX0H0kVtQVwo6YIO3/URLbn24DZO0/IdRqH3kk28ioyn+u/n9OPPFHcE5yVdcz9ka/hSIT2Yr2WEf8POTG8GHyVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=i5ysBU5UGh8+KkKec6nakYwELGAtSrcbVFxffaefs7c=; b=dOW0a6JZmbOg+aJE8KEtcsTnhSaY1QCNM3PEYb1t+z98GR1d1FbwSqYCEV0+YmEh8QI+R0nm2kbF1qVI9AHJRkZkvtbkZQVbYuoOV/7z+inumXf51w9vrq2ab2XoZNIihEj6cl5VmDcydTX/5UBZV8XsdnD6FKJmWOysgv3sHjZDWxgazg+fYmoDyI/HlRWay1+Mqf+eBDc4PU7zwN4vPg2JLsgMITkBhk8ptc7fGkBUTatIcB8KgTLwy6ubqeKBBm58YR8NkdimAC/c8cKK4h6b5sqC7rviscVgcxTIHS1QgmzprrkUNwfULZVjwrLD/hy1JVnLlC7xsVrqiNCUEQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=adtran.com; dmarc=pass action=none header.from=adtran.com; dkim=pass header.d=adtran.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=adtran.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=i5ysBU5UGh8+KkKec6nakYwELGAtSrcbVFxffaefs7c=; b=Pm0upkaufu3NcMlfRhq5+pIqZ10LfblVBYbhNTEuw6QoMSMhc12GKr2eAWyxXFREnNgfSb0NnqTegFDB3oQWz/wfxL5qhYLzB8xEQcFFl7ezd6VY+5jgOZbStTrfz+7MjL/Qzebxd5YyoPo1j8v7QhOXDYYwbDrxczPHu6teZLY= Received: from FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d18:2::126) by FR5P281MB4300.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:117::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9009.22; Tue, 12 Aug 2025 11:12:22 +0000 Received: from FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM ([fe80::92f0:48d2:2be9:13c6]) by FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM ([fe80::92f0:48d2:2be9:13c6%2]) with mapi id 15.20.9009.021; Tue, 12 Aug 2025 11:12:22 +0000 From: Piotr Kubik To: Oleksij Rempel , Kory Maincent , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , "netdev@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: [PATCH net-next v6 2/2] net: pse-pd: Add Si3474 PSE controller driver Thread-Topic: [PATCH net-next v6 2/2] net: pse-pd: Add Si3474 PSE controller driver Thread-Index: AQHcC3n59oC8LhHydk6EwORN8NRfnA== Date: Tue, 12 Aug 2025 11:12:22 +0000 Message-ID: References: <2378ee79-db60-45fb-9077-f21e8f7571eb@adtran.com> In-Reply-To: <2378ee79-db60-45fb-9077-f21e8f7571eb@adtran.com> Accept-Language: pl-PL, en-US Content-Language: pl-PL X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=adtran.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: FR3PPF3200C8D6F:EE_|FR5P281MB4300:EE_ x-ms-office365-filtering-correlation-id: 7d6079e8-feb9-46ff-f453-08ddd9911c25 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|7416014|1800799024|376014|366016|38070700018|921020; x-microsoft-antispam-message-info: =?utf-8?B?UjVvbzJMdkZHMlBLN29UTTJlQ0pGcTRVVG4rY0RNYVozaTdYRnpzMDhuMVdh?= =?utf-8?B?eFpyeVdlMmtRTHpKc3Bmd1hVT1RrRWRNMGpIMElLZVZlU1BkVWVnNmlaK0tt?= =?utf-8?B?bWVWcTNTNzBndE9OVjZSRDBRZEUrdUg0Skw2RXA3VjhkMWQwOWFkdjU5NHEz?= =?utf-8?B?TWhlZ25WZzF5ckR3T1RTaXc2b25LOFpOTldlYVdDM3B1SFk2TVNwYjF5TGI3?= =?utf-8?B?ekl1K0xrQmZtUnZrcVArOHNBVCtoQmxDSzFlb2FBdGhTZi8zQnNUODhDTU9t?= =?utf-8?B?cTRhTEhjVXNxWUJXTG5kQjE4OGIrNFV0dUsyMFoxQzlBWW5qZGhYUWRCQzFM?= =?utf-8?B?aDRXU2lzRmg5NHFQWndpSjVVS0E1QVo0WHBpOG53aG92eTlMTGI2NWYrOEtO?= =?utf-8?B?bWdHTEw3b0lhQklLRkJVU2JpdS8wVnljNmcweGg0dHBQN1o2M0dxdE5QZE0z?= =?utf-8?B?ZTZ5Sms4Um0zNE8vM3hMNG1IRnZKd2RMalNST0ZnVkptazN1MFlrMFl6R0Ft?= =?utf-8?B?Yjk4OUZnMlZ2OGRqWnNwbGpPRWluRTNieUhPSXpYWlhSYjZiZ3VKcnJYcnNV?= =?utf-8?B?cFpyOXppV1F1N2wrTGVVQ2ZrM0czQzlQM0JnM0lhVDZRdE1HUEttRnpHbGk0?= =?utf-8?B?dU56ZXlzT3IrcG5KSHMybjVYUGI2KzNWb2VySnFNbjAyRXExaStRUS9JY3ND?= =?utf-8?B?Q0ltWjMxaHB1Yy80aFZaUVpId1poTVlTMEwxZlhyek0wcHoreEd3Sm1veW9H?= =?utf-8?B?QVRhUFNrZmRiQXZndFlYSi9sMWh0RGJCZ2xDNlNuNmFoNlVMbVk5YnNuNmpo?= =?utf-8?B?Nm9IenM3MlgvVHFscVhKWUZ2TDU1RTRRTUpwZHNSQk91YUxueTZ6aDBlbm8y?= =?utf-8?B?RzRYQlhCZHVnZXhKTUJ4Q3psMTFLam9lVHl2cC9ZcDJPSWJDYU9zU2d0ckZO?= =?utf-8?B?UkRSc29aVVY4QmJBbjB0MTZJL21sRjM0czd1T0JIbms4NWhDSE5hWHpEd0FV?= =?utf-8?B?Njd4Y0hOR1BzdVdXUWxWSi9RTU9remZ6Y0JEa0VlYXJZWExGdlBLR3JGclQ3?= =?utf-8?B?RWxPcXU2c0pMZ1BlOVp3OGIvTG5ZdTBuQzg0VmdkdEQ3bEdxMkJGVzI3VkZj?= =?utf-8?B?ZWVpejNIR1diMUZoMVFwU0N3SjNlK0xFUlRqcmNqeXNqOEdyNlhzQXU2RjVL?= =?utf-8?B?cUpxQ2JjdDk5WEFZYUozVkVMN2JqK1o4VFVQdXpxU1NLYnFwa1RIcTQxNkNS?= =?utf-8?B?cEZrUkl3ODBFbHplTGU0VjY1R1Z5dkZaRnhGeDFRTEZNSUhZbzhFTjhvTTZu?= =?utf-8?B?VnBvbHpwM1VBZnpaV29lZjJhZ01ZelN2NmM5WHhyYStlbHV0QWNXcFhwWHdh?= =?utf-8?B?b1RZUGFuakhwTWZLN005aDdSTVJqcDJaRytwcmJwN0RkS2xFdFViYUhXOGtj?= =?utf-8?B?Z0o1TGxVL1dseFlDbHIzWDIrcXR2S2dKUTlhRldoWXNPendRZUZBbjFvWDZh?= =?utf-8?B?Wmd1YSthaGRhVjVtTk9CcTR3VHpvWms2WFBocU1nSFJIbmx0OVltcWN3dWgy?= =?utf-8?B?bjlrem5CcDMzV1I1b0pWY1hOMXVyZWYrQXZuRzZwSURYSCtPaWRkT1k2eFFX?= =?utf-8?B?VWswRlBWZ0ZQTDBNZmRJQ2QwcnZoRGljbkdUd3ZmY0ZiZ2ZROCt0V2NLbGRL?= =?utf-8?B?MkREREpZYi81MVQ3RkgyQ2NCS0xqNXFFQXp3V3dxRmhUN2toQWVpVHljUHMr?= =?utf-8?B?eVRkUElQSHBjN0xpUU9KTHVpcEpwK0kxVjErVWpTbVhCZjU2TGE4N0Y2a1o2?= =?utf-8?B?a3lxNlQyOWdSQkVvR3RnZkFTb0dlWTJSTmJNL2pua1BjblBZNWNaTEgram81?= =?utf-8?B?Tm1XN01CeGs1NTNxazI3LzFGNW1vTDEvL2FSbWx2S3ZWY25SSHdocEdCQm9I?= =?utf-8?B?V3p4OWRFOVdtbEpjWFl6Z3dTMGh6bnowajFWWVE1UUZBN1Jka29JZzFhbUtI?= =?utf-8?Q?t8v7BIO80R5Wcl5Gu4qdl+nDzFNptA=3D?= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(7416014)(1800799024)(376014)(366016)(38070700018)(921020);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?SnYrMmlObXY5OGFMODVrcWpSZzAzR0poSVpzQWxmMXNxdXNNSTBHVHhaNnRz?= =?utf-8?B?YU1WdWZ4THZnanNOaXBhTUh3d2FORlhqbk95N21QekpQZ3liQ3FWQmpVelFD?= =?utf-8?B?NXdhMGhOZ043aFc5cjdUV0FVdU1hQ3VsMUdNdUQzaDhQeFhkZkREY0pNSVRr?= =?utf-8?B?S01SdHR2bWI5Q296K0NOWEVrZmgyU3E1UUxsZXYrQnJEYm1uTmZIZzhCN3JW?= =?utf-8?B?eitoajAvVUlHdWJNTVZ3QUVjcXU4SVgrcTViaW1PcU5Dc09DQ2NRc0Q1ekky?= =?utf-8?B?RFNSK1VUS01yVm9yNzB1LytBT05FTlVxSXR2WkNZS0dnYnpDeGZmVkVzOStk?= =?utf-8?B?dUZOc0tucGJOS3UvcnAzR3RucTVISTNDN1o1a1VhQ2VRckFtVmRxcm9EL3VB?= =?utf-8?B?cjZlRUVDek4zdEtTaUx6TTRxbWZmM29CRkh5VlhHbkZvN1doUmlVN0xpWkc5?= =?utf-8?B?NFJLSnpEVHZaQlZ2Z3FPRHFqS255Ny90V0g5Q2RXTWRBVG14ZlZIelM2WE1o?= =?utf-8?B?a0dNc0FuNFM5NHVSU0p4U04wNW50bVV6M2JEUmUxaHd0THd3TWNWYnNZRlRq?= =?utf-8?B?TWcrOCtiQkI3Y1N5SWNoT0VvZWRnbTMzT0ZGaWJLbCtKWjYvUVVMcy95R25s?= =?utf-8?B?NmZUU2M2OHpYZktFZmNkN2V2MnB4TzgrWDhiL1E5TmY2Qy9yMHc3UUhaV0Yv?= =?utf-8?B?bmRPYURwZ0RLajBLZGRYV3FLTnFIR2ZpdVpKMEpFY3p0UFc1bDZjTHJoNDAz?= =?utf-8?B?VngwbkZKUGlxSlUyQjJZUFpibzY3WS9WNmZLV2tPa0NOd2ErbWJTWnQ4azZj?= =?utf-8?B?K25CYitSOTNBaXF4WmNnN0s5LzB0VDk4NXBhNVY4b0E3NWpkTTZObFBaSlkv?= =?utf-8?B?ZkR2c2tPZkhlUENMQjVwNmRBWnJ3cUJsWGw1cldhd2VGS3RCNFpLMmVpcXZp?= =?utf-8?B?Q0tBMlhzdjZBU1laQ0VRSUtYWWVIQXRCdzE1MjFFd0dKL0tTV1pRclV4U2wv?= =?utf-8?B?QTc5Mk9VeTZzRlZ6N0cvK09sY1l6d3RwUVMzME9RWTNNZmw1YmZUYlZxS28y?= =?utf-8?B?VlNPSTI1L0ZteEtRelc2VmtoRFRoazJjMTA2SUFTYjI0dHNOQjBFZUZKbmNH?= =?utf-8?B?MDFINkZHL3hIRm1zV3FoZE5GMDgyWE40YUFXUVo1SlpKTDJvaHpMMTg4NTdh?= =?utf-8?B?OHNieDRMNkRMUkhGUnBzZjhWQzU3bEI0YmpMNGZKdHR4Rk1GNlk4bTFkcjFi?= =?utf-8?B?Sno3RTFxQU9iYWlpeVhodWJaaWh2NmZpRXdDRUE2ZHZLMmVrQVFETW9MMlFj?= =?utf-8?B?MnNFQnE5d1Q4bmFZWk1obWRUbjg0RmI0cHo3Y1JnR1d0VlluNW5rYi9aWk1o?= =?utf-8?B?a0U2b01kV05yZG5QalhmenlSamsxVWtTb2dsbWFzQkVlVTZjNVRxOXY2bmZT?= =?utf-8?B?U0xDZTAxZEZxQ0Z5VTloZnFiVTNJSjlTdVlRWHp5T3hMR21zc3VVVE04ZEpu?= =?utf-8?B?b3VhN2Z5R0hBZitaUDd4bnNIZThKcTVnSFQ0aS82UktSSXA0RHhvSFJmZlVs?= =?utf-8?B?ZC8vVjFacmJxcWg4UjhmUE5LbWc0MVlZSUtXUjExQkgxeHNHRU9FbXZmWVFp?= =?utf-8?B?ZDFPTEphZitvdG1zVG1TUTIzbmFTWUtXQWFpcUFDbE9QTkQwSDdqd1kyczZi?= =?utf-8?B?MERhYTl0dnJ6bUFDK3RlaWE1UXRFSzBvNy9scWs3Z1BtYXNHaHd2TmZySldI?= =?utf-8?B?cnFxay9yTWd5UHNVSFFKQnVjODFtTVRDYkpDQlJkczJ5M3BwbXZBam0wRjZr?= =?utf-8?B?elVaZ3NDYTZqTnlydnNjRmh4aXRRTmo5ckRmMk82Zm1MV3FIbnZMeVlzV1l2?= =?utf-8?B?TCtxb0pTVXFOUGpXcTRGWno3ZjA0aXorTW1CeHo1djNQbzQ4SEhYcGJ5MElI?= =?utf-8?B?bStKMDN0N0txYnNEb3k0KzdqQTlEYU1lalQ2L3E1TVN6bHdXenh2U01YZU1W?= =?utf-8?B?VURxTHhMTVZ6Ty93V3J0Sk1SWndBVy9BbzdjS2hCaTNrS2MxZTZDL2xZSzQ1?= =?utf-8?B?R014UnVON0ZIM0VScHpDVGVEN0hKOGZTSkFkaC81ak1Md1BVSXdocWhERUNH?= =?utf-8?Q?PorQWwXcm7pwl8zJ3tSZtmAWo?= Content-Type: text/plain; charset="utf-8" Content-ID: <7D58C35B24277C4B97A2AB0B5B837853@DEUP281.PROD.OUTLOOK.COM> Content-Transfer-Encoding: quoted-printable Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: adtran.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: FR3PPF3200C8D6F.DEUP281.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-Network-Message-Id: 7d6079e8-feb9-46ff-f453-08ddd9911c25 X-MS-Exchange-CrossTenant-originalarrivaltime: 12 Aug 2025 11:12:22.1883 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 423946e4-28c0-4deb-904c-a4a4b174fb3f X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: m2WcsBV69XDVyRkb4asVL3PQyZYW9JQujxoM6Te74wLHT2D6kVYvYyRvni9suifVxOLh0sYFGWXpD/3O30unWQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: FR5P281MB4300 From: Piotr Kubik Add a driver for the Skyworks Si3474 I2C Power Sourcing Equipment controller. Driver supports basic features of Si3474 IC: - get port status, - get port power, - get port voltage, - enable/disable port power. Only 4p configurations are supported at this moment. Signed-off-by: Piotr Kubik --- Changes in v6: - Remove unnecessary chan id range checks. - Fix return value for incorrect DT channels parse. - Simplify bit logic for 'is_enabled' assignment. - Remove unnecessary init values assignment. - Fix code style issues (apply correct reverse xmas tree notation, remove= extra brackets). Changes in v5: - Remove inline function declarations. - Fix code style issues (apply reverse xmas tree notation, remove extra b= rackets). - Remove unnecessary "!=3D 0" check. Changes in v4: - Remove parsing of pse-pis node; now relies solely on the pcdev->pi[x] p= rovided by the framework. - Set the DETECT_CLASS_ENABLE register, ensuring reliable PI power-up wit= hout artificial delays. - Introduce helper macros for bit manipulation logic. - Add si3474_get_channels() and si3474_get_chan_client() helpers to reduc= e redundant code. - Kconfig: Clarify that only 4-pair PSE configurations are supported. - Fix second channel voltage read if the first one is inactive. - Avoid reading currents and computing power when PI voltage is zero. Changes in v3: - Use _scoped version of for_each_child_of_node(). - Remove redundant return value assignments in si3474_get_of_channels(). - Change dev_info() to dev_dbg() on successful probe. - Rename all instances of "slave" to "secondary". - Register devm cleanup action for ancillary i2c, simplifying cleanup log= ic in si3474_i2c_probe(). - Add explicit return 0 on successful probe. - Drop unnecessary .remove callback. Changes in v2: - Handle both IC quads via single driver instance - Add architecture & terminology description comment - Change pi_enable, pi_disable, pi_get_admin_state to use PORT_MODE regis= ter - Rename power ports to 'pi' - Use i2c_smbus_write_byte_data() for single byte registers - Coding style improvements --- drivers/net/pse-pd/Kconfig | 11 + drivers/net/pse-pd/Makefile | 1 + drivers/net/pse-pd/si3474.c | 568 ++++++++++++++++++++++++++++++++++++ 3 files changed, 580 insertions(+) create mode 100644 drivers/net/pse-pd/si3474.c diff --git a/drivers/net/pse-pd/Kconfig b/drivers/net/pse-pd/Kconfig index 7fab916a7f46..7ef29657ee5d 100644 --- a/drivers/net/pse-pd/Kconfig +++ b/drivers/net/pse-pd/Kconfig @@ -32,6 +32,17 @@ config PSE_PD692X0 To compile this driver as a module, choose M here: the module will be called pd692x0. =20 +config PSE_SI3474 + tristate "Si3474 PSE controller" + depends on I2C + help + This module provides support for Si3474 regulator based Ethernet + Power Sourcing Equipment. + Only 4-pair PSE configurations are supported. + + To compile this driver as a module, choose M here: the + module will be called si3474. + config PSE_TPS23881 tristate "TPS23881 PSE controller" depends on I2C diff --git a/drivers/net/pse-pd/Makefile b/drivers/net/pse-pd/Makefile index 9d2898b36737..cc78f7ea7f5f 100644 --- a/drivers/net/pse-pd/Makefile +++ b/drivers/net/pse-pd/Makefile @@ -5,4 +5,5 @@ obj-$(CONFIG_PSE_CONTROLLER) +=3D pse_core.o =20 obj-$(CONFIG_PSE_REGULATOR) +=3D pse_regulator.o obj-$(CONFIG_PSE_PD692X0) +=3D pd692x0.o +obj-$(CONFIG_PSE_SI3474) +=3D si3474.o obj-$(CONFIG_PSE_TPS23881) +=3D tps23881.o diff --git a/drivers/net/pse-pd/si3474.c b/drivers/net/pse-pd/si3474.c new file mode 100644 index 000000000000..462aee1eb6d0 --- /dev/null +++ b/drivers/net/pse-pd/si3474.c @@ -0,0 +1,568 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Driver for the Skyworks Si3474 PoE PSE Controller + * + * Chip Architecture & Terminology: + * + * The Si3474 is a single-chip PoE PSE controller managing 8 physical power + * delivery channels. Internally, it's structured into two logical "Quads". + * + * Quad 0: Manages physical channels ('ports' in datasheet) 0, 1, 2, 3 + * Quad 1: Manages physical channels ('ports' in datasheet) 4, 5, 6, 7 + * + * Each Quad is accessed via a separate I2C address. The base address rang= e is + * set by hardware pins A1-A4, and the specific address selects Quad 0 (us= ually + * the lower/even address) or Quad 1 (usually the higher/odd address). + * See datasheet Table 2.2 for the address mapping. + * + * While the Quads manage channel-specific operations, the Si3474 package = has + * several resources shared across the entire chip: + * - Single RESETb input pin. + * - Single INTb output pin (signals interrupts from *either* Quad). + * - Single OSS input pin (Emergency Shutdown). + * - Global I2C Address (0x7F) used for firmware updates. + * - Global status monitoring (Temperature, VDD/VPWR Undervoltage Lockout). + * + * Driver Architecture: + * + * To handle the mix of per-Quad access and shared resources correctly, th= is + * driver treats the entire Si3474 package as one logical device. The driv= er + * instance associated with the primary I2C address (Quad 0) takes ownersh= ip. + * It discovers and manages the I2C client for the secondary address (Quad= 1). + * This primary instance handles shared resources like IRQ management and + * registers a single PSE controller device representing all logical PIs. + * Internal functions route I2C commands to the appropriate Quad's i2c_cli= ent + * based on the target channel or PI. + * + * Terminology Mapping: + * + * - "PI" (Power Interface): Refers to the logical PSE port as defined by + * IEEE 802.3 (typically corresponds to an RJ45 connector). This is the + * `id` (0-7) used in the pse_controller_ops. + * - "Channel": Refers to one of the 8 physical power control paths within + * the Si3474 chip itself (hardware channels 0-7). This terminology is + * used internally within the driver to avoid confusion with 'ports'. + * - "Quad": One of the two internal 4-channel management units within the + * Si3474, each accessed via its own I2C address. + * + * Relationship: + * - A 2-Pair PoE PI uses 1 Channel. + * - A 4-Pair PoE PI uses 2 Channels. + * + * ASCII Schematic: + * + * +-----------------------------------------------------+ + * | Si3474 Chip | + * | | + * | +---------------------+ +---------------------+ | + * | | Quad 0 | | Quad 1 | | + * | | Channels 0, 1, 2, 3 | | Channels 4, 5, 6, 7 | | + * | +----------^----------+ +-------^-------------+ | + * | I2C Addr 0 | | I2C Addr 1 | + * | +------------------------+ | + * | (Primary Driver Instance) (Managed by Primary) | + * | | + * | Shared Resources (affect whole chip): | + * | - Single INTb Output -> Handled by Primary | + * | - Single RESETb Input | + * | - Single OSS Input -> Handled by Primary | + * | - Global I2C Addr (0x7F) for Firmware Update | + * | - Global Status (Temp, VDD/VPWR UVLO) | + * +-----------------------------------------------------+ + * | | | | | | | | + * Ch0 Ch1 Ch2 Ch3 Ch4 Ch5 Ch6 Ch7 (Physical Channels) + * + * Example Mapping (Logical PI to Physical Channel(s)): + * * 2-Pair Mode (8 PIs): + * PI 0 -> Ch 0 + * PI 1 -> Ch 1 + * ... + * PI 7 -> Ch 7 + * * 4-Pair Mode (4 PIs): + * PI 0 -> Ch 0 + Ch 1 (Managed via Quad 0 Addr) + * PI 1 -> Ch 2 + Ch 3 (Managed via Quad 0 Addr) + * PI 2 -> Ch 4 + Ch 5 (Managed via Quad 1 Addr) + * PI 3 -> Ch 6 + Ch 7 (Managed via Quad 1 Addr) + * (Note: Actual mapping depends on Device Tree and PORT_REMAP config) + */ + +#include +#include +#include +#include +#include + +#define SI3474_MAX_CHANS 8 + +#define MANUFACTURER_ID 0x08 +#define IC_ID 0x05 +#define SI3474_DEVICE_ID (MANUFACTURER_ID << 3 | IC_ID) + +/* Misc registers */ +#define VENDOR_IC_ID_REG 0x1B +#define TEMPERATURE_REG 0x2C +#define FIRMWARE_REVISION_REG 0x41 +#define CHIP_REVISION_REG 0x43 + +/* Main status registers */ +#define POWER_STATUS_REG 0x10 +#define PORT_MODE_REG 0x12 +#define DETECT_CLASS_ENABLE_REG 0x14 + +/* PORTn Current */ +#define PORT1_CURRENT_LSB_REG 0x30 + +/* PORTn Current [mA], return in [nA] */ +/* 1000 * ((PORTn_CURRENT_MSB << 8) + PORTn_CURRENT_LSB) / 16384 */ +#define SI3474_NA_STEP (1000 * 1000 * 1000 / 16384) + +/* VPWR Voltage */ +#define VPWR_LSB_REG 0x2E +#define VPWR_MSB_REG 0x2F + +/* PORTn Voltage */ +#define PORT1_VOLTAGE_LSB_REG 0x32 + +/* VPWR Voltage [V], return in [uV] */ +/* 60 * (( VPWR_MSB << 8) + VPWR_LSB) / 16384 */ +#define SI3474_UV_STEP (1000 * 1000 * 60 / 16384) + +/* Helper macros */ +#define CHAN_IDX(chan) ((chan) % 4) +#define CHAN_BIT(chan) BIT(CHAN_IDX(chan)) +#define CHAN_UPPER_BIT(chan) BIT(CHAN_IDX(chan) + 4) + +#define CHAN_MASK(chan) (0x03U << (2 * CHAN_IDX(chan))) +#define CHAN_REG(base, chan) ((base) + (CHAN_IDX(chan) * 4)) + +struct si3474_pi_desc { + u8 chan[2]; + bool is_4p; +}; + +struct si3474_priv { + struct i2c_client *client[2]; + struct pse_controller_dev pcdev; + struct device_node *np; + struct si3474_pi_desc pi[SI3474_MAX_CHANS]; +}; + +static struct si3474_priv *to_si3474_priv(struct pse_controller_dev *pcdev) +{ + return container_of(pcdev, struct si3474_priv, pcdev); +} + +static void si3474_get_channels(struct si3474_priv *priv, int id, + u8 *chan0, u8 *chan1) +{ + *chan0 =3D priv->pi[id].chan[0]; + *chan1 =3D priv->pi[id].chan[1]; +} + +static struct i2c_client *si3474_get_chan_client(struct si3474_priv *priv, + u8 chan) +{ + return (chan < 4) ? priv->client[0] : priv->client[1]; +} + +static int si3474_pi_get_admin_state(struct pse_controller_dev *pcdev, int= id, + struct pse_admin_state *admin_state) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + bool is_enabled; + u8 chan0, chan1; + s32 ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) { + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_UNKNOWN; + return ret; + } + + is_enabled =3D ret & (CHAN_MASK(chan0) | CHAN_MASK(chan1)); + + if (is_enabled) + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_ENABLED; + else + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_DISABLED; + + return 0; +} + +static int si3474_pi_get_pw_status(struct pse_controller_dev *pcdev, int i= d, + struct pse_pw_status *pw_status) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + bool delivering; + u8 chan0, chan1; + s32 ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + ret =3D i2c_smbus_read_byte_data(client, POWER_STATUS_REG); + if (ret < 0) { + pw_status->c33_pw_status =3D ETHTOOL_C33_PSE_PW_D_STATUS_UNKNOWN; + return ret; + } + + delivering =3D ret & (CHAN_UPPER_BIT(chan0) | CHAN_UPPER_BIT(chan1)); + + if (delivering) + pw_status->c33_pw_status =3D + ETHTOOL_C33_PSE_PW_D_STATUS_DELIVERING; + else + pw_status->c33_pw_status =3D ETHTOOL_C33_PSE_PW_D_STATUS_DISABLED; + + return 0; +} + +static int si3474_get_of_channels(struct si3474_priv *priv) +{ + struct pse_pi *pi; + u32 chan_id; + u8 pi_no; + s32 ret; + + for (pi_no =3D 0; pi_no < SI3474_MAX_CHANS; pi_no++) { + pi =3D &priv->pcdev.pi[pi_no]; + u8 pairset_no; + + for (pairset_no =3D 0; pairset_no < 2; pairset_no++) { + if (!pi->pairset[pairset_no].np) + continue; + + ret =3D of_property_read_u32(pi->pairset[pairset_no].np, + "reg", &chan_id); + if (ret) { + dev_err(&priv->client[0]->dev, + "Failed to read channel reg property\n"); + return ret; + } + if (chan_id > SI3474_MAX_CHANS) { + dev_err(&priv->client[0]->dev, + "Incorrect channel number: %d\n", chan_id); + return -EINVAL; + } + + priv->pi[pi_no].chan[pairset_no] =3D chan_id; + /* Mark as 4-pair if second pairset is present */ + priv->pi[pi_no].is_4p =3D (pairset_no =3D=3D 1); + } + } + + return 0; +} + +static int si3474_setup_pi_matrix(struct pse_controller_dev *pcdev) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + s32 ret; + + ret =3D si3474_get_of_channels(priv); + if (ret < 0) + dev_warn(&priv->client[0]->dev, + "Unable to parse DT PSE power interface matrix\n"); + + return ret; +} + +static int si3474_pi_enable(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + s32 ret; + u8 val; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + /* Release PI from shutdown */ + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) + return ret; + + val =3D (u8)ret; + val |=3D CHAN_MASK(chan0); + val |=3D CHAN_MASK(chan1); + + ret =3D i2c_smbus_write_byte_data(client, PORT_MODE_REG, val); + if (ret) + return ret; + + /* DETECT_CLASS_ENABLE must be set when using AUTO mode, + * otherwise PI does not power up - datasheet section 2.10.2 + */ + val =3D CHAN_BIT(chan0) | CHAN_UPPER_BIT(chan0) | + CHAN_BIT(chan1) | CHAN_UPPER_BIT(chan1); + + ret =3D i2c_smbus_write_byte_data(client, DETECT_CLASS_ENABLE_REG, val); + if (ret) + return ret; + + return 0; +} + +static int si3474_pi_disable(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + s32 ret; + u8 val; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + /* Set PI in shutdown mode */ + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) + return ret; + + val =3D (u8)ret; + val &=3D ~CHAN_MASK(chan0); + val &=3D ~CHAN_MASK(chan1); + + ret =3D i2c_smbus_write_byte_data(client, PORT_MODE_REG, val); + if (ret) + return ret; + + return 0; +} + +static int si3474_pi_get_chan_current(struct si3474_priv *priv, u8 chan) +{ + struct i2c_client *client; + u64 tmp_64; + s32 ret; + u8 reg; + + client =3D si3474_get_chan_client(priv, chan); + + /* Registers 0x30 to 0x3d */ + reg =3D CHAN_REG(PORT1_CURRENT_LSB_REG, chan); + + ret =3D i2c_smbus_read_word_data(client, reg); + if (ret < 0) + return ret; + + tmp_64 =3D ret * SI3474_NA_STEP; + + /* uA =3D nA / 1000 */ + tmp_64 =3D DIV_ROUND_CLOSEST_ULL(tmp_64, 1000); + return (int)tmp_64; +} + +static int si3474_pi_get_chan_voltage(struct si3474_priv *priv, u8 chan) +{ + struct i2c_client *client; + s32 ret; + u32 val; + u8 reg; + + client =3D si3474_get_chan_client(priv, chan); + + /* Registers 0x32 to 0x3f */ + reg =3D CHAN_REG(PORT1_VOLTAGE_LSB_REG, chan); + + ret =3D i2c_smbus_read_word_data(client, reg); + if (ret < 0) + return ret; + + val =3D ret * SI3474_UV_STEP; + + return (int)val; +} + +static int si3474_pi_get_voltage(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + s32 ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + client =3D si3474_get_chan_client(priv, chan0); + + /* Check which channels are enabled*/ + ret =3D i2c_smbus_read_byte_data(client, POWER_STATUS_REG); + if (ret < 0) + return ret; + + /* Take voltage from the first enabled channel */ + if (ret & CHAN_BIT(chan0)) + ret =3D si3474_pi_get_chan_voltage(priv, chan0); + else if (ret & CHAN_BIT(chan1)) + ret =3D si3474_pi_get_chan_voltage(priv, chan1); + else + /* 'should' be no voltage in this case */ + return 0; + + return ret; +} + +static int si3474_pi_get_actual_pw(struct pse_controller_dev *pcdev, int i= d) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + u8 chan0, chan1; + u32 uV, uA; + u64 tmp_64; + s32 ret; + + ret =3D si3474_pi_get_voltage(&priv->pcdev, id); + + /* Do not read currents if voltage is 0 */ + if (ret <=3D 0) + return ret; + uV =3D ret; + + si3474_get_channels(priv, id, &chan0, &chan1); + + ret =3D si3474_pi_get_chan_current(priv, chan0); + if (ret < 0) + return ret; + uA =3D ret; + + ret =3D si3474_pi_get_chan_current(priv, chan1); + if (ret < 0) + return ret; + uA +=3D ret; + + tmp_64 =3D uV; + tmp_64 *=3D uA; + /* mW =3D uV * uA / 1000000000 */ + return DIV_ROUND_CLOSEST_ULL(tmp_64, 1000000000); +} + +static const struct pse_controller_ops si3474_ops =3D { + .setup_pi_matrix =3D si3474_setup_pi_matrix, + .pi_enable =3D si3474_pi_enable, + .pi_disable =3D si3474_pi_disable, + .pi_get_actual_pw =3D si3474_pi_get_actual_pw, + .pi_get_voltage =3D si3474_pi_get_voltage, + .pi_get_admin_state =3D si3474_pi_get_admin_state, + .pi_get_pw_status =3D si3474_pi_get_pw_status, +}; + +static void si3474_ancillary_i2c_remove(void *data) +{ + struct i2c_client *client =3D data; + + i2c_unregister_device(client); +} + +static int si3474_i2c_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct si3474_priv *priv; + u8 fw_version; + s32 ret; + + if (!i2c_check_functionality(client->adapter, I2C_FUNC_I2C)) { + dev_err(dev, "i2c check functionality failed\n"); + return -ENXIO; + } + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + ret =3D i2c_smbus_read_byte_data(client, VENDOR_IC_ID_REG); + if (ret < 0) + return ret; + + if (ret !=3D SI3474_DEVICE_ID) { + dev_err(dev, "Wrong device ID: 0x%x\n", ret); + return -ENXIO; + } + + ret =3D i2c_smbus_read_byte_data(client, FIRMWARE_REVISION_REG); + if (ret < 0) + return ret; + fw_version =3D ret; + + ret =3D i2c_smbus_read_byte_data(client, CHIP_REVISION_REG); + if (ret < 0) + return ret; + + dev_dbg(dev, "Chip revision: 0x%x, firmware version: 0x%x\n", + ret, fw_version); + + priv->client[0] =3D client; + i2c_set_clientdata(client, priv); + + priv->client[1] =3D i2c_new_ancillary_device(priv->client[0], "secondary", + priv->client[0]->addr + 1); + if (IS_ERR(priv->client[1])) + return PTR_ERR(priv->client[1]); + + ret =3D devm_add_action_or_reset(dev, si3474_ancillary_i2c_remove, priv->= client[1]); + if (ret < 0) { + dev_err(&priv->client[1]->dev, "Cannot register remove callback\n"); + return ret; + } + + ret =3D i2c_smbus_read_byte_data(priv->client[1], VENDOR_IC_ID_REG); + if (ret < 0) { + dev_err(&priv->client[1]->dev, "Cannot access secondary PSE controller\n= "); + return ret; + } + + if (ret !=3D SI3474_DEVICE_ID) { + dev_err(&priv->client[1]->dev, + "Wrong device ID for secondary PSE controller: 0x%x\n", ret); + return -ENXIO; + } + + priv->np =3D dev->of_node; + priv->pcdev.owner =3D THIS_MODULE; + priv->pcdev.ops =3D &si3474_ops; + priv->pcdev.dev =3D dev; + priv->pcdev.types =3D ETHTOOL_PSE_C33; + priv->pcdev.nr_lines =3D SI3474_MAX_CHANS; + + ret =3D devm_pse_controller_register(dev, &priv->pcdev); + if (ret) { + dev_err(dev, "Failed to register PSE controller: 0x%x\n", ret); + return ret; + } + + return 0; +} + +static const struct i2c_device_id si3474_id[] =3D { + { "si3474" }, + {} +}; +MODULE_DEVICE_TABLE(i2c, si3474_id); + +static const struct of_device_id si3474_of_match[] =3D { + { + .compatible =3D "skyworks,si3474", + }, + {}, +}; +MODULE_DEVICE_TABLE(of, si3474_of_match); + +static struct i2c_driver si3474_driver =3D { + .probe =3D si3474_i2c_probe, + .id_table =3D si3474_id, + .driver =3D { + .name =3D "si3474", + .of_match_table =3D si3474_of_match, + }, +}; +module_i2c_driver(si3474_driver); + +MODULE_AUTHOR("Piotr Kubik "); +MODULE_DESCRIPTION("Skyworks Si3474 PoE PSE Controller driver"); +MODULE_LICENSE("GPL"); --=20 2.43.0