From nobody Fri Apr 3 07:43:15 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0AF4C3F7A99 for ; Thu, 19 Mar 2026 18:41:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773945723; cv=none; b=IYOPHdKIkMB73F+jIT0ev66V5+/Nr0Xf3CLLIyqxxLvhJRL+ETLNBTvSRbaQBrWCzUvhdebIOtz/TCn0OkFEw60Xzyow77Q+NlG7CGTYKz/mML7yAkUHjX75ROl0D/SepRI9nVpYwzm1O93RBFnOMpqhxtPa4ICqNGp4NGGNxDw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773945723; c=relaxed/simple; bh=XchDX/MJGRebsCi/1qOf1usvUugxZNhKwF3lSzC48kU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IW7MGVQ9ZHQ88UpvJH7KKlratD4ianQ6DkGKVzDkAvofjJ1vXVITgE+ZihTTaBDiz66IVoBLL+dNcxH+w/S4AUXMxAgvykLQ2rNTzPYLQBpQ56v3V0r1L9sv5UZYQEIQaQHsl90wOqIkxhLY4fi3faYwsPOah7FODPcr4PcWY0k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=M+eL5IzK; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="M+eL5IzK" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-48628ce9ab5so16545605e9.2 for ; Thu, 19 Mar 2026 11:41:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773945718; x=1774550518; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DI1p11Y3NFQSHggE4wU2LNnBCXfD26cQdpGZhKmz8bo=; b=M+eL5IzK2XHsYSLtnOgviaCK6CgLM5oZnMk3WtueaR7MBhlTHkGoDVr6+M5SHjSARf rjKSoKX7cr6FrIYpNuv/ynxWkcSzwf5SYqgCWEU9smf3PY2JMA6Gc0a1PD/Xa+GJu70u ZT6l4zJzuM/TvuOnQysaELTlvXBr/3jKBngSvbZI3RhkNAmL2bB1q3t6jKN8CB7Jq5FS 1Ye/c+HQ8iNgmMXgf1mxs5XrefDJ6YHMFQkRiVWvJTLAAHDBnmqPxPCN0NxBPA9nYpqA rwtoM2a780sePgTJD80751O0PJv0aIegSJ82wvpQJgm/yUqpPaj0rFIB2Y6kEZTuxk7l GPYg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773945718; x=1774550518; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=DI1p11Y3NFQSHggE4wU2LNnBCXfD26cQdpGZhKmz8bo=; b=eWIcxwBoso2zN68lHVVd7VvNyaxtaOd0Zo398mrGvxfi0RgCQBB5MdwodCP8kxFtAQ sxjjYxlMjAF+QU4Ad0wipQw/RjRbCBQDBfdFb9KCd26qQDlILelDwp5mvMJb/CAKS6zw 6flau+7ypBa+oJ7Rpcoy6DwMaDr+46aGbwmluqMffQvB7C25LKdKG42VxweiNl/c46Va 26UJ4p6d4/lXLd20MxrQkmesQ4r+w8Zu6+eJLqlsf5sZXiGOWE+gFiTyTlroiKJBPB1X 6epVTs4+le/OZJpdkx6dCgZiMC4w6oBq/HZtmbT2kxdYlFHdUV5HmyIwl2HzotG/8KVh jUBA== X-Gm-Message-State: AOJu0YxDHVCentitniPezxtjr4rJ79628gHKFwx9Iu2qvA/dNZeZOu6I MYGEJUC9QQAiMrvn2jrct8IQMaGedgHNLay8MQjNGYnXzgNlWwLf18b2019UNQ== X-Gm-Gg: ATEYQzx88PoWQZOYiD48pHEr9EC/QBqAWpWFAXLY8THhWpfXXp53t1i5q/JWcXA5GFD UbTBmVsuzgw743IvjQp1w6KFr0wKbvEKGspEanMPyw9/JXl5oXFjWH2BG/lb/EIiM8t/nIP0Zt7 5zhbTduGi0HAzNRgUdAkV+G3bkDsv2QjJ7fQsCCvKgi39CX0S/ZBzsJ027IDs/fyMMyzjlCqHoA /UXiIVafevmY3yu52+1OYRxmb1eUg0BbjC0LomZJsDrcdv9F9v7xswsCnMwPOVopd7IN3ppPAKe z+yA6rfYQ5q8DqrhmlDF/leIDBJYTPlWhW/4bVQX9+JKraGvHH2EB7sGgSefVNCdvtgoWQ9Jdg7 0Q95hg2vXFtaaYLXgeA/QcVnhtRDh7VVPWo+3uP/0Hu20ecUet6trsigAUotNvZ6jPbYDU64QfG 3C3QxE7EA4vYAEikI13smaTeiG0MyOBBiikCQ3E2Kpr8Q78K+gspzXwrR4Nd4hCzPiIYEV7W1+H yoR6J/O+J1PnD0/hsNU/EqEKTkWFAN/uwNc2yU= X-Received: by 2002:a05:600c:c083:b0:485:3f72:324d with SMTP id 5b1f17b1804b1-486fee0481amr1849725e9.14.1773945718217; Thu, 19 Mar 2026 11:41:58 -0700 (PDT) Received: from Lord-Beerus.station (net-188-152-100-94.cust.dsl.teletu.it. [188.152.100.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f8b1fe65sm77289195e9.5.2026.03.19.11.41.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 11:41:57 -0700 (PDT) From: Stefano Radaelli X-Google-Original-From: Stefano Radaelli To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: pierluigi.p@variscite.com, Stefano Radaelli , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v4 08/11] arm64: dts: imx8mm-var-som-symphony: Enable uSD on USDHC2 Date: Thu, 19 Mar 2026 19:40:28 +0100 Message-ID: <2181c11d9b15d7a048e5f881a867ee1f7fa82ca1.1773944896.git.stefano.r@variscite.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Stefano Radaelli Enable the microSD slot on the VAR-SOM Symphony carrier board. Configure USDHC2 with card-detect GPIO, pinctrl states for the supported bus speeds and the required VMMC supply. Update the VMMC regulator to match the latest carrier revision by moving the enable GPIO to GPIO4_IO22 and adding the required off-on delay. Signed-off-by: Stefano Radaelli --- v3->v4: -=20 v2->v3: -=20 v1->v2: -=20 .../dts/freescale/imx8mm-var-som-symphony.dts | 59 ++++++++++++++++++- 1 file changed, 57 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts b/ar= ch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts index a425ee0ed8a9..6da29845985f 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-som-symphony.dts @@ -24,7 +24,8 @@ reg_usdhc2_vmmc: regulator-usdhc2-vmmc { regulator-name =3D "VSD_3V3"; regulator-min-microvolt =3D <3300000>; regulator-max-microvolt =3D <3300000>; - gpio =3D <&gpio2 19 GPIO_ACTIVE_HIGH>; + gpio =3D <&gpio4 22 GPIO_ACTIVE_HIGH>; + off-on-delay-us =3D <20000>; enable-active-high; }; =20 @@ -220,6 +221,18 @@ &usbotg2 { status =3D "okay"; }; =20 +/* SD */ +&usdhc2 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio1 10 GPIO_ACTIVE_LOW>; + vmmc-supply =3D <®_usdhc2_vmmc>; + bus-width =3D <4>; + status =3D "okay"; +}; + &pinctrl_fec1 { fsl,pins =3D < MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3 @@ -280,7 +293,7 @@ MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1 0x120 =20 pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { fsl,pins =3D < - MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41 + MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22 0x41 >; }; =20 @@ -304,4 +317,46 @@ MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX 0x140 MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX 0x140 >; }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0 + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4 + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6 + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins =3D < + MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10 0xc1 + >; + }; }; --=20 2.47.3