From nobody Thu Sep 24 17:54:59 2026 Received: from mail-qv2-f12.google.com (mail-qv2-f12.google.com [74.125.230.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 778F151122B for ; Mon, 21 Sep 2026 19:13:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.230.140 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790018021; cv=none; b=W3AZykqhzWqPndeWd3rMM4iN/PeWvo2f+AZvhWo8mCjK90hN8DISqeq32RAl3Xso6XhQqOyYO3flfFxZubmrJnqVkDYiHTUfnB6PB1MFqDhQPTDNj/SrFTY+fSBpBkAvoifPWHqXLbPFakiWMNUegvB/5N8Z+oy5nTypM5aHmaw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790018021; c=relaxed/simple; bh=BQed6cSp6vzZ+hQ7oZzppKqdBjTyFHm3lTjQIjKB3r8=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=E9x3MCrFXW9593y34v//kDvKgAg1iPIXjhhw2jwGFJrCjPBNLhRSQvY4FJmPtpqYTDvBaPC2xirodCCZFudRZnfVziNkxpXHYhcnHFK2Zv+4+lZ80qbMjKeoVv8H6GFKl7bCRpEgKErEBTwF8AWsR6WOc4T1OOPsHSNEV9Pd1sw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=brivo.com; spf=pass smtp.mailfrom=brivo.com; dkim=pass (2048-bit key) header.d=brivo.com header.i=@brivo.com header.b=Kgsg4t1Z; arc=none smtp.client-ip=74.125.230.140 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=brivo.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=brivo.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=brivo.com header.i=@brivo.com header.b="Kgsg4t1Z" Received: by mail-qv2-f12.google.com with SMTP id 6a1803df08f44-90cdfc93e00so18556296d6.3 for ; Mon, 21 Sep 2026 12:13:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=brivo.com; s=google; t=1790018019; x=1790622819; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=rgouXHW55aIbAEz+yxgGnRtHE3IVMg92WaPFZm2OsIo=; b=Kgsg4t1Zdkldb8+wEiTC0LBrIoUsPeYpYmPcEJBuB+C62al6TsPDqHrqTR/zABHqGl Vegs3zkbxCmuhnwN+HQmnD3k9G2Rrmnxgli9jWX/m35wbcC11eVyGIVHWp2h4ToI8QtZ 5vwwaH1ioQPhozngNOsPB+i+wsNdlgVd5DJKD0vqVMEZCUnZENAUCmovoisCbIQLY0jP ZM4cTLuco2l+1s1iRIQWgGmdD4poIwXv++T5UcCrkrPx4Z1uggeMNhOZ0Kz2g9DT1HWu 0ybE3sRPDvX/0+g74l2YhpxoRPMO42QX+kiv32fvFICQksKsWNwUY+MAgjHWqmVbJITV Qz0A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1790018019; x=1790622819; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=rgouXHW55aIbAEz+yxgGnRtHE3IVMg92WaPFZm2OsIo=; b=x4FuugDCFvMiJ2gxTQ6U2SqcCOVPNhyQO1529NH/p4J2w6BL92REbvQBIZHFDiesut 43BbphgOgMBobAjnInfV+7vtD3Zi+FWKUmzEILWEJrzhX4L+c6RjgO2vpCqCBWD9gCcx Ner4PiADK2/dy8ItWN8cN19QkeYM7qHlid9TqdFaJqGYQ101k99ukmW1acTab/V9axUz kUTVNQhxISZFy4dfT4A1YUexTo16cLN2BxEDKRw0kHoM5H3p4ZMIufjR9EI677OY9FDx 84O0YRr53KyTqJcQqL02v6XMK5Tts2wT1L59oaepE9e/2MxU0YbFeIgnLBELPKt0lu9n qLYQ== X-Forwarded-Encrypted: i=1; AKwUvBy7KhzWg432+bl/HknLbrnUGv2lsBH1PtNNfdrIrIZVPXH6IjH/TBjRbJJ68H9k62ESR84WBuwndPmgF/w=@vger.kernel.org X-Gm-Message-State: AFuF++mm9Z1MhZARM0VAMvU1KPqGHwdt2MWzLFaLky972Sxvb93Vh7uI O6uv4lTKP6f7G25rjkapqqQNUsF+0COGKIs6fzuNYTikEaq3p58YCOy/6vmdTqba9zXyWBixMBj BNLiMI5aIa+Z4QfzqQDlo4VipPhkQuDk3WfPCClcGgk71DXhQx1wGLcCEgOo= X-Gm-Gg: AYBFou0iEobL9SjIkPWd/azSoQ5ggxjiLR7AyK3xe8yQzm8wvLyL4RACoatSpagAAt4 A/3F/zU4WoTm4W+s3Gz6xXEfo1l9B9TFAhEmz1HYHAFAedFuf9XstQ8qc3zVfBw1e0M14tPfEsg b+fdvIEkv3WLo1zu5P3q/jcR7/WHfkeeptWhbPMzol9/uPrLYqzF7tlECwA0M4gci69g7b+ro1y iMbcOYXI3QXgoD39fYHtCL1QT/+8/G1ZWUMlsi2dBZzut4QOkZfY+hwLWQLf+aQ3A/Ge5Z6awc9 va4WdUHGdeKSweFhBzUf5DFYa7yJq6CUT6RYn+izaItUVY5dgu4D/O7JTgncfF34bXwV+qK3fMt ASvrP4AaBC4/BE1WEmeieRbmfMnJU0TxY+gd7t/2fdlArmCP2lYlglvMO/4pKUbgUE5MMnkw67+ kmGEsnKdS7F7q6sFDgfEOMhqrh1YJF/3VUDBNDhjhexKKIy7L/BF3piOt6Nf+/JSVq3DFFHVBd5 w== X-Received: by 2002:a05:6214:19cc:b0:912:12cf:f6b7 with SMTP id 6a1803df08f44-913fc8a23f8mr21513036d6.7.1790018019138; Mon, 21 Sep 2026 12:13:39 -0700 (PDT) Received: from strozzi ([66.193.28.125]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-91260a61570sm75443526d6.23.2026.09.21.12.13.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Sep 2026 12:13:38 -0700 (PDT) From: Sean Anderson To: Ulf Hansson , linux-mmc@vger.kernel.org Cc: Martin Blumenstingl , Neil Armstrong , Kevin Hilman , Heiner Kallweit , linux-arm-kernel@lists.infradead.org, Jerome Brunet , linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, Sean Anderson Subject: [PATCH] mmc: meson-gx: Convert host->lock to raw spinlock Date: Mon, 21 Sep 2026 15:13:08 -0400 Message-ID: <20260921191326.2146363-1-sanderson@brivo.com> X-Mailer: git-send-email 2.53.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The primary handler for IRQF_ONESHOT interrupts is always run without threading, even on PREEMPT_RT. Therefore, we must use a raw spinlock, which will never sleep (even on PREEMPT_RT). Fixes: 066ecde6d826 ("mmc: meson-gx: add SDIO interrupt support") Signed-off-by: Sean Anderson --- drivers/mmc/host/meson-gx-mmc.c | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/drivers/mmc/host/meson-gx-mmc.c b/drivers/mmc/host/meson-gx-mm= c.c index 694bb443d5f3f..d5365c0404cb9 100644 --- a/drivers/mmc/host/meson-gx-mmc.c +++ b/drivers/mmc/host/meson-gx-mmc.c @@ -176,7 +176,7 @@ struct meson_host { =20 bool needs_pre_post_req; =20 - spinlock_t lock; + raw_spinlock_t lock; }; =20 #define CMD_CFG_LENGTH_MASK GENMASK(8, 0) @@ -953,10 +953,10 @@ static irqreturn_t meson_mmc_irq(int irq, void *dev_i= d) cmd =3D host->cmd; =20 if (status & IRQ_SDIO) { - spin_lock(&host->lock); + raw_spin_lock(&host->lock); __meson_mmc_enable_sdio_irq(host->mmc, 0); sdio_signal_irq(host->mmc); - spin_unlock(&host->lock); + raw_spin_unlock(&host->lock); status &=3D ~IRQ_SDIO; if (!status) return IRQ_HANDLED; @@ -1112,9 +1112,9 @@ static void meson_mmc_enable_sdio_irq(struct mmc_host= *mmc, int enable) struct meson_host *host =3D mmc_priv(mmc); unsigned long flags; =20 - spin_lock_irqsave(&host->lock, flags); + raw_spin_lock_irqsave(&host->lock, flags); __meson_mmc_enable_sdio_irq(mmc, enable); - spin_unlock_irqrestore(&host->lock, flags); + raw_spin_unlock_irqrestore(&host->lock, flags); } =20 static void meson_mmc_ack_sdio_irq(struct mmc_host *mmc) @@ -1225,7 +1225,7 @@ static int meson_mmc_probe(struct platform_device *pd= ev) if (ret) goto err_init_clk; =20 - spin_lock_init(&host->lock); + raw_spin_lock_init(&host->lock); =20 if (host->dram_access_quirk) { /* Limit segments to 1 due to low available sram memory */ --- base-commit: 587858367581b9c55c3690f4e63382ad622719d4 branch: meson_mmc_raw --=20 2.53.0