From nobody Thu Sep 24 20:32:22 2026 Received: from mail-wr2-f12.google.com (mail-wr2-f12.google.com [74.125.225.76]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 76D3D48F000 for ; Mon, 21 Sep 2026 11:39:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.76 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789990773; cv=none; b=Bzyz9LQ/BdICa9NtZSPrpsZYgUExTgx0NeNh/6Z/SyZl/c9rGDiEtBjif7NxY3l7VyX0kOkzUdu+dJdHNTS6+SWeN3OhSeCOUSq8YYWwXTSiAUMQ8ICNjVQz/dubQKLwXfyxmARJL4msVcLSpCrEEaUWz8tbAiqCefih5PV/GVg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789990773; c=relaxed/simple; bh=m9Mw6P2oxGsZ1t3n45KlrprqxCXpJXI0GfeDIMpOA8M=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=X81CAE/DEbqLKc+e6v+TbeuL8ob5uE+zdMTU5WvrDQG2iG+gbtClUlFqzWd+JOgJG3QTy0hqpR7c2OpbMwRFWfBrbIZh2xeeUNsavUMWtwZDTsGs0fsYFIxWGVdFjr+WqJN6BASPamk1CWQm3d0EvQ5hd1m9JXbzu1QYqmLKpdA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jnlOrPRw; arc=none smtp.client-ip=74.125.225.76 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jnlOrPRw" Received: by mail-wr2-f12.google.com with SMTP id ffacd0b85a97d-4858bc96fabso2297407f8f.3 for ; Mon, 21 Sep 2026 04:39:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789990767; x=1790595567; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=AqNF5JZ6UPtOMyOPCzIVZh05aJF/SoOQw4MLana8W40=; b=jnlOrPRwB7McA7Zj8g0IqnSDdqub5HRewI80kpCcP1y/jb50SV/KfdUo1NB123ZtI6 jT8RgaImmJ9+XYC5tOAQ6E+hL6Pa5P3G34UG+cb29iuvSIN04LrTEbw6j1IM2V1zdPfT bQR1EoUDnh4QRzML9plPlgBy90xYXuVtuqPCpuSeF1ZkbYit56RCtwuY0GA9ZLyPM09D L8TxMvYDubqd876sDSI0msZOwmHS1JC1lpCha06WPF5bPR5WX9sLhHP3iXR65IYXrHwg i9U462EJe8CUa5VTsVs7wOgHxVoeL75eywuSZJRpNGbpfjtfUx2r+pEjb/xjz19M4+nl wCgQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789990767; x=1790595567; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=AqNF5JZ6UPtOMyOPCzIVZh05aJF/SoOQw4MLana8W40=; b=tIX4ljYvriidwqJZ3Xt+CjBKHM7jSpN23c7o+H6KrmTIE0I59TBn1iZqO9TxdBIkIF 7/9SNjuWc34pHzEfyJabaT8ps0/joBZahisXhdCnJaN7fG1rQNMi4E7nYBFacv1LZsLN tEpyCaLtjY/aV4mPaaNUK9u6tCM5A64ZScIvcanD9so5uTbdHm4hxJJ89RVl0IL3EAo3 1D+JlTjZY0EZSgq8Gd5/d88wxi1/OVB32KHwLPK3ZWWv4/ZwFkRYxshYrAnrJZr6KgYk 5fG/fm1UkIWW743F7sZG+a5od3Jiy7RdvFIPZCfkG+Bm5UiPpLwqwuKsNEIHfQigrccs 7U+Q== X-Forwarded-Encrypted: i=1; AKwUvBxZE3WPlTgyl+hXtF9JuHyajZEIPRxT7SafUKKW1caFdCN/rkmmkdql8vhw6SQfUUaJmdmHDqoBuTmJdoE=@vger.kernel.org X-Gm-Message-State: AFuF++lNWTK0ebXZZ4UWW3d7gZfnXm5AmQ+u2qHAyXJqiYOlsfi0KQD2 fK0Lg2AS1S82rGFkev4rZnAmxU8HNyZNUtaQ+C17wJfkw4ZNCJXSFsrt X-Gm-Gg: AYBFou3dsfH6P8efSDm8gEgI3ZVGduodPcsPfNYg87mUZiMU97dLnxp2Fm8O9JI7CSn mKsrk+H5/sqgndkF8X6CJd6Eambel5ChqszOsaX0gVoUuyJZRPXozAciM9GPjDTa56r/6cxGX46 NR+0m/4F+CJOYAXbzjBQvUXNJOfJFYwI2e7dPF4gwWyOWv8D2erJYzEFPyM0LymfdALjpjrKEuQ wKF8sPr47wtXWmMUhJ4u1K0PTwmlpOySRvdjuFzB1hx6Y+XFnHlYRhWWrGXzegnZJMKdi7sTDux cOvAGRP5EDOGr3rLkWcMf+0554huwjRgUhdEc6G/aW1TFUXbjvCbD5QJuTkx27i/XlcEP5ZtZsB dGY59L+qFO5bQi+UUTRTF4od83vrQP6yVBxOZrIyEOrnPG1GsoQtTgjLaUNL8T3BjHS+HXCwx4L 89DyMkJ9xXugfOTZGHVND9qjdxTeJJ5t+gxCEtKX7vGD6JSHkAeL2jiw7SrsJk9F2ivaw= X-Received: by 2002:a05:600c:1c05:b0:49c:edfa:15a with SMTP id 5b1f17b1804b1-49fc56af038mr172418205e9.13.1789990767340; Mon, 21 Sep 2026 04:39:27 -0700 (PDT) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49fc57547easm244273865e9.3.2026.09.21.04.39.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Sep 2026 04:39:26 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , CK Hu , Jitao shi , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 1/4] dt-bindings: display: mediatek: dpi: Add compatible for mt8167 Date: Mon, 21 Sep 2026 13:38:55 +0200 Message-ID: <20260921113914.779393-2-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260921113914.779393-1-l.scorcia@gmail.com> References: <20260921113914.779393-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" MediaTek mt8167 SoC has two Digital Parallel Interface (DPI) blocks, one can be routed to a DPI display while the other is wired to the HDMI block. They are not compatible with any other device, so add a new compatible to describe them in the device tree. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- .../devicetree/bindings/display/mediatek/mediatek,dpi.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dp= i.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.ya= ml index eb4f276e8dc4..6cd96a5cd4ae 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml @@ -21,6 +21,7 @@ properties: - enum: - mediatek,mt2701-dpi - mediatek,mt7623-dpi + - mediatek,mt8167-dpi - mediatek,mt8173-dpi - mediatek,mt8183-dpi - mediatek,mt8186-dpi --=20 2.43.0 From nobody Thu Sep 24 20:32:22 2026 Received: from mail-wm2-f13.google.com (mail-wm2-f13.google.com [74.125.225.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BBE0743230D for ; Mon, 21 Sep 2026 11:39:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789990774; cv=none; b=V13IGZEt0Fm0fAjHerPEf9+Q43V6hNvIQoAKBKFbnBULucun+Z6BLAwhd4FjQTIjmzM+zSNKGXudCWTCLA6HUhgG6gHuxFDbqjlsHF0McbLbw5WJ4FFqNUkb1V3JfF6EMkaCjJiR1JAXesehD3sE5Dgd/fobdlL3PLZ3obTQqxE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789990774; c=relaxed/simple; bh=pcYeXOACuDvjp/whLmtLCzRumWLWdbpfn16C8Q/wwPQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=p2spLRCs2GJiw0W8N0lewK2FyBG8xPbZrb8jQ0nJ2Sz+m9pENzP/tJNuu7sNw6jIMT5VmSyfNCc6VD5SCUERNY2/thJxnPs9lUOJrZ3sf18/2ZUIJBsiBl7E1iT3W+s/9yymmniL1jFAFcaRqSOUVp5XbMnS0v9hSif2yoaWDVM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SEuSSbfM; arc=none smtp.client-ip=74.125.225.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SEuSSbfM" Received: by mail-wm2-f13.google.com with SMTP id 5b1f17b1804b1-49e79a408deso15979995e9.2 for ; Mon, 21 Sep 2026 04:39:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789990769; x=1790595569; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=h4/riDOncgRUhzR5epGdXHOZl5OnvQAmiqOQ7MptE7w=; b=SEuSSbfM40+DYvEQ52U+HchQD6kc3yrVUA2o1VoUtYxG99vfr4LS/Pmf0nE6aXmfsb NU44qyoxaYGyZczzQsOLn7eZ46zf3m7/TWc6/ZoubB6xpmLAU7gzY+LQmF6sGh0Xxxrn 6/SrzQCKRlqboAgSAhL6p5x+PHevyTDM09z017seNKi0VGSRdniO8aAmM3oo4O2udgEL 6f0TzI0jWixuVOs4t4T7hyk77oKwBebtiWoeyepwrZScsuAefMXMN8s2bYAyxzWKiq4t 4bYsKVrSX6ns68TDussTWjWTlCHnPQyzXOgKpMlIEMJLZH02V0IbMaxXmP1ZuZQKUW0C fKSg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789990769; x=1790595569; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=h4/riDOncgRUhzR5epGdXHOZl5OnvQAmiqOQ7MptE7w=; b=lhOBcFIWFaRRmWyMIG9xAM+rKcfu1sv7+gr0KYXnJaIQv8uplq1IXANIv5szLKFsx3 6znjoc7kYUya5fSU38VpjJgucnl+3LzjF+dsAhF6hPQCIH80feXWGO1e59j3Ta50s5/y xsWsRJJkiN9D3K526jHkpHIawvdlQX6XgtzXnT3ZId84Q5TNSpiDOBwJs4YBYKt1+DXA kp4So9tG2ZexHwPgQ1nYXFZdVm3eUeMVSRUrijfYrfPffTPUZvJRw42TUKn6l4kugmsF chCvsAu6PvqXU3NUbwe1cb8WkKlldZO3p+qO9JI542H4NJoUYVpNw0HncxZlmIro+YzG vAmQ== X-Forwarded-Encrypted: i=1; AKwUvBw6+bSJ1qRcxicT8bFlfK1VUMz+v0uM2QqGZknqvCNkwviWtIL+Gn9oHA/OLFtbHiUPsyRuquoKYbRPVYQ=@vger.kernel.org X-Gm-Message-State: AFuF++mD3lnUfJzFY66AuvKQytrvtcgUOctFpWGIyqYVIj5mAUTya0Vu +pjcLqEPlYwnbNi3k71RlcUltQTZZ8DWS20uimYW1HAlggaIwN/ppcf2 X-Gm-Gg: AYBFou3yp5uGTdWgYkFSsEJE2iXY4W63poW0+BdBs97O5ynAO0n8wqJ0vqpcqlO9qpQ Xcvu8BkxbqdpVDDKnyCfyvUk9IvnEGq1TuMRM0CwDhI6IOYdtq4wkgYLpzlkh6p6ObB5wf5R5KG Xpa0oYwbqXZ/HgO9g49gcKtmTJ6Lq+3x8MnmrSJBxfBTRGBDUNdDyV/3MYKKGb4G0FZoVyyLtHX xh9wCu1oZMJgX1M3B5HgHdbCSTP9w8baDNxmhCinLRZxi4kyxwKnJAAFixnuYcWCRswu+C3oXx2 q21bqOa2YkfJaDDDiroP+//Zex6hOsDt4dvau7qo45Pr92RyUHvNobPzCxy1yPBFn5++++qG1Nj FXvNwwXhv7+z+YH0u5XosQpi5X6xmF0PA5r4sEQw9uyeUnbsbssOHEV4h5lmX3Qpf2cFhuT3wqT aU1gWxtKpIvzM9DGj8Eq7B4kDebYPxAtO9xvdIIe29akGQL6cUph1WK8fSreG1e+iK5fQ= X-Received: by 2002:a05:600c:46cf:b0:49c:de80:b833 with SMTP id 5b1f17b1804b1-49fc5687b6cmr156358075e9.2.1789990769221; Mon, 21 Sep 2026 04:39:29 -0700 (PDT) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49fc57547easm244273865e9.3.2026.09.21.04.39.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Sep 2026 04:39:28 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Chun-Kuang Hu , Philipp Zabel , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , CK Hu , Jitao shi , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 2/4] drm/mediatek: Add support for mt8167 Digital Parallel Interface Date: Mon, 21 Sep 2026 13:38:56 +0200 Message-ID: <20260921113914.779393-3-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260921113914.779393-1-l.scorcia@gmail.com> References: <20260921113914.779393-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for the two DPI blocks found in the mt8167 SoCs. One of them can be routed to a DPI connector and another is directly connected to the HDMI IP. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- drivers/gpu/drm/mediatek/mtk_dpi.c | 23 +++++++++++++++++++++++ drivers/gpu/drm/mediatek/mtk_drm_drv.c | 2 ++ 2 files changed, 25 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_dpi.c b/drivers/gpu/drm/mediatek/= mtk_dpi.c index 0e4f430de983..9012adeb63d0 100644 --- a/drivers/gpu/drm/mediatek/mtk_dpi.c +++ b/drivers/gpu/drm/mediatek/mtk_dpi.c @@ -1114,6 +1114,10 @@ static const struct mtk_dpi_factor dpi_factor_mt2701= [] =3D { { 64000, 4 }, { 128000, 2 }, { U32_MAX, 1 } }; =20 +static const struct mtk_dpi_factor dpi_factor_mt8167[] =3D { + { 64000, 16 }, { 74250, 8 }, { 160000, 4 }, { U32_MAX, 2 } +}; + static const struct mtk_dpi_factor dpi_factor_mt8173[] =3D { { 27000, 48 }, { 84000, 24 }, { 167000, 12 }, { U32_MAX, 6 } }; @@ -1163,6 +1167,24 @@ static const struct mtk_dpi_conf mt2701_conf =3D { .csc_enable_bit =3D CSC_ENABLE, }; =20 +static const struct mtk_dpi_conf mt8167_conf =3D { + .dpi_factor =3D dpi_factor_mt8167, + .num_dpi_factor =3D ARRAY_SIZE(dpi_factor_mt8167), + .reg_h_fre_con =3D 0xe0, + .max_clock_khz =3D 150000, + .output_fmts =3D mt8173_output_fmts, + .num_output_fmts =3D ARRAY_SIZE(mt8173_output_fmts), + .pixels_per_iter =3D 1, + .is_ck_de_pol =3D true, + .swap_input_support =3D true, + .support_direct_pin =3D true, + .dimension_mask =3D HPW_MASK, + .hvsize_mask =3D HSIZE_MASK, + .channel_swap_shift =3D CH_SWAP, + .yuv422_en_bit =3D YUV422_EN, + .csc_enable_bit =3D CSC_ENABLE, +}; + static const struct mtk_dpi_conf mt8183_conf =3D { .dpi_factor =3D dpi_factor_mt8183, .num_dpi_factor =3D ARRAY_SIZE(dpi_factor_mt8183), @@ -1342,6 +1364,7 @@ static void mtk_dpi_remove(struct platform_device *pd= ev) =20 static const struct of_device_id mtk_dpi_of_ids[] =3D { { .compatible =3D "mediatek,mt2701-dpi", .data =3D &mt2701_conf }, + { .compatible =3D "mediatek,mt8167-dpi", .data =3D &mt8167_conf }, { .compatible =3D "mediatek,mt8173-dpi", .data =3D &mt8173_conf }, { .compatible =3D "mediatek,mt8183-dpi", .data =3D &mt8183_conf }, { .compatible =3D "mediatek,mt8186-dpi", .data =3D &mt8186_conf }, diff --git a/drivers/gpu/drm/mediatek/mtk_drm_drv.c b/drivers/gpu/drm/media= tek/mtk_drm_drv.c index c86a3f54f35b..64c87221d931 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_drv.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_drv.c @@ -802,6 +802,8 @@ static const struct of_device_id mtk_ddp_comp_dt_ids[] = =3D { .data =3D (void *)MTK_DPI }, { .compatible =3D "mediatek,mt8167-dsi", .data =3D (void *)MTK_DSI }, + { .compatible =3D "mediatek,mt8167-dpi", + .data =3D (void *)MTK_DPI }, { .compatible =3D "mediatek,mt8173-dpi", .data =3D (void *)MTK_DPI }, { .compatible =3D "mediatek,mt8183-dpi", --=20 2.43.0 From nobody Thu Sep 24 20:32:22 2026 Received: from mail-wm2-f13.google.com (mail-wm2-f13.google.com [74.125.225.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6A0AF48FF9D for ; Mon, 21 Sep 2026 11:39:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789990776; cv=none; b=ZXN3boBoPO9PwHNeQpcvEAv72ajsoGy2Hj9+dbW1BYq6vZo+pRPa9eO1TfQ4eLr7P2ncjEUhjZBa3eUNkht8F0y0NNpDgbJcC2Ug9wSYqH6hlLX0BDtVyQV8VuwitCCglsHDooWEkZeAuAV05xTF4EfLeQYaYSQYRkNvIJFPeC4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789990776; c=relaxed/simple; bh=Dyuw7OL70k7bueAia/xPeU+Lz1UkLCcbOOpGZltm9ng=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ikZwKnMpUo+23guEbe92OfQOfKVa9XHcM+6X7MCabDEMqBmQu6EQP07/nVsWXKZ+CS0D4iQouMNcIj9F70JQt4hbeG8sJ73NglSQGwhvJTBIM4iTECVncK7NKnRB2M0nY1S3ML2rtqUhNyPnnoImczWu/YrIuOKuXiOXAQeNCeg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=oBcchlp3; arc=none smtp.client-ip=74.125.225.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="oBcchlp3" Received: by mail-wm2-f13.google.com with SMTP id 5b1f17b1804b1-49cd38e0e5dso39836055e9.2 for ; Mon, 21 Sep 2026 04:39:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789990771; x=1790595571; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=VZPzbTlxntaUSPDIDTplyVsLAQNaZBVDPsqLjNTEB+0=; b=oBcchlp3hd+9i8KHLuA8c714P7WzSZNiQrwm7Ts10kNqMGR9RcGuWKq/08ThFpeXrJ ZIWM1gSxQUVPhPJtjFoMhgafyo60rMk72CYF7N/5WIcb1IhwbYKs8+zeLtak87A1H4z9 qNSLqeLmFvuoHI2lNcmWZVg+Zx7iYiUtTsINiJMyjxMoP0MVpQ7rxSt7RrhN3/22IV9n n1ea13KuRfpFm3LRjHj/ps5gMfMqbSS5YibrdwmT7lN5ebMgqecf5wxaY6an3/PIgqS6 de18BhnCdoW39MQATsqtjNJoQerteHoIN9bvDY9xXPjXpg/sQyrG6b1CrY/YDxqona00 0mQw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789990771; x=1790595571; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=VZPzbTlxntaUSPDIDTplyVsLAQNaZBVDPsqLjNTEB+0=; b=gUHgw0n2t7POi3GReqcL8YYfb0ymjopxnwb1oGYEyQVA2SOAD2Au/qYOAqi2fg0Az6 Ol9J8mO0wXuu+3NYKz4TT0zZ/huQjF3jwqsQNPHHyahYIs7Evyb3oKZMpuMD7Ak9McZG pDpI6GzdKG82TskPRZRk9J+X6+JJ8GKzk1DiOpLCYLwLzAr59pDS7wvCYXIH4wTP7vlg 9kxSDVzaxvcRf1Nl2w1JcBYiCPBoO6XOPO8hsu26MdE5WVAoYeAT8nAp0U5nOZkqL7wg 2QFYGdkJCpSx462MdnSYKOK9YpnPPO/W0oFWmUU26+WBxtABMY0TEfG6RsLBLvGVfqaY 4XRg== X-Forwarded-Encrypted: i=1; AKwUvBxEWNz8afiW785sRlz1Yg2qBNEKNJabFkRN6NfDUXY9O/dfBGUmSl1AM5VTXToWg+lTKkMgZC+6NrxsA5M=@vger.kernel.org X-Gm-Message-State: AFuF++nEBadG2dDcxJOufaDr+3+9WSKLj+LmQV6MDvhFKrfqMDPLf9Og Ubu4jAodWiR379UUAYyvUEsi1iVXqcmqfRHE/HLZ8eZu3NFpOI73FEe/ X-Gm-Gg: AYBFou1OcCYXl8WW+u0QOdPuqbXMHEWCVzaF6gCmXN1Wq/t1hoZngMrJCo3rvjFYktm x0/qamILr8wHQzta+0mPGPBS29BDg49G9ZQZwAWTsciX8Ur6iUEjRyuJz9QX/zdoRp4mKISvAEk IqNQIW+Rk0IQUaJ6rvNrGzpfFwyW8dYRWXcvGTeoKkpF2czj4AZaOsk3OzNzws7FZC/Pj4qIBZ1 YcZS15E10UmDD48REVw+u1uiJA+mBYsiRoKZLQEQReKZ1Na+nf+VxTm6e3kQgZZt9qoPFc0+h1W l93Cv/cIJ+2YjZ02G2Dhh8cMBZO56O1nr/xAeOIZAtUND/U0TQxwqohFwzMRXbQ8w5OUnMXR8fp izL+b7CzHZQWXv32Zt0uRKLJDTL0ayQ7mJ7axtmgjWt4vfmABjhjJCtU2Kt5eNOrx+CyvRUetTz nTyyBwYosNnuMEkwY0hpL4ZRQHhLpx24mrBOWbh9zJSizdCpCRCQVy5KiT+DQ4oFMD5/Y= X-Received: by 2002:a05:600c:3b9d:b0:49f:bd3c:bc1f with SMTP id 5b1f17b1804b1-49fc573b54amr177641685e9.26.1789990771240; Mon, 21 Sep 2026 04:39:31 -0700 (PDT) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49fc57547easm244273865e9.3.2026.09.21.04.39.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Sep 2026 04:39:30 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Chun-Kuang Hu , Philipp Zabel , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , CK Hu , Jitao shi , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 3/4] soc: mediatek: mt8167-mmsys: add routes for all display paths Date: Mon, 21 Sep 2026 13:38:57 +0200 Message-ID: <20260921113914.779393-4-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260921113914.779393-1-l.scorcia@gmail.com> References: <20260921113914.779393-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" mt8167 display output pipeline can be configured in many different ways. Add support for additional routes according to the SoC data sheet and Android sources. There's a few inconsistencies between those two, but assume the Android sources are correct since they are required to drive HDMI output via DPI1. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- drivers/soc/mediatek/mt8167-mmsys.h | 193 ++++++++++++++++++++++++++-- 1 file changed, 184 insertions(+), 9 deletions(-) diff --git a/drivers/soc/mediatek/mt8167-mmsys.h b/drivers/soc/mediatek/mt8= 167-mmsys.h index 001379373507..7da81b668871 100644 --- a/drivers/soc/mediatek/mt8167-mmsys.h +++ b/drivers/soc/mediatek/mt8167-mmsys.h @@ -5,35 +5,210 @@ =20 #define MT8167_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN 0x030 #define MT8167_DISP_REG_CONFIG_DISP_DITHER_MOUT_EN 0x038 +#define MT8167_DISP_REG_CONFIG_DISP_UFOE_MOUT_EN 0x03c #define MT8167_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN 0x058 +#define MT8167_DISP_REG_CONFIG_DISP_WDMA0_SEL_IN 0x05c +#define MT8167_DISP_REG_CONFIG_DISP_UFOE_SEL_IN 0x060 #define MT8167_DISP_REG_CONFIG_DISP_DSI0_SEL_IN 0x064 +#define MT8167_DISP_REG_CONFIG_DISP_DPI0_SEL_IN 0x068 #define MT8167_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN 0x06c +#define MT8167_DISP_REG_CONFIG_DISP_RDMA1_SOUT_SEL_IN 0x070 +#define MT8167_DISP_REG_CONFIG_DISP_DPI1_SEL_IN 0x074 + +#define MT8167_OVL0_MOUT_EN_COLOR0 0x1 +#define MT8167_OVL0_MOUT_EN_WDMA0 0x2 +#define MT8167_OVL0_MOUT_EN_MASK 0x3 =20 #define MT8167_DITHER_MOUT_EN_RDMA0 0x1 +#define MT8167_DITHER_MOUT_EN_UFOE 0x2 +#define MT8167_DITHER_MOUT_EN_WDMA0 0x4 #define MT8167_DITHER_MOUT_EN_MASK 0x7 =20 -#define MT8167_RDMA0_SOUT_DSI0 0x2 -#define MT8167_RDMA0_SOUT_MASK 0x3 +#define MT8167_UFOE_MOUT_EN_DSI0 0x1 +#define MT8167_UFOE_MOUT_EN_DPI0 0x2 +/* + * For some reason Android sources and the data sheet don't agree here, + * the data sheet has UFOE_MOUT_EN_WDMA0 as 0x4 and does not mention DPI1. + */ +#define MT8167_UFOE_MOUT_EN_DPI1 0x4 +#define MT8167_UFOE_MOUT_EN_WDMA0 0x8 +#define MT8167_UFOE_MOUT_EN_MASK 0xF + +#define MT8167_COLOR0_SEL_IN_RDMA0 0x0 +#define MT8167_COLOR0_SEL_IN_OVL0 0x1 +#define MT8167_COLOR0_SEL_IN_MASK 0x1 + +#define MT8167_WDMA0_SEL_IN_OVL0 0x0 +#define MT8167_WDMA0_SEL_IN_DITHER 0x1 +#define MT8167_WDMA0_SEL_IN_UFOE 0x2 +#define MT8167_WDMA0_SEL_IN_MASK 0x3 + +#define MT8167_UFOE_SEL_IN_RDMA0 0x0 +#define MT8167_UFOE_SEL_IN_DITHER 0x1 +#define MT8167_UFOE_SEL_IN_MASK 0x1 =20 +#define MT8167_DSI0_SEL_IN_UFOE 0x0 #define MT8167_DSI0_SEL_IN_RDMA0 0x1 +#define MT8167_DSI0_SEL_IN_RDMA1 0x2 #define MT8167_DSI0_SEL_IN_MASK 0x3 =20 +#define MT8167_DPI0_SEL_IN_UFOE 0x0 +#define MT8167_DPI0_SEL_IN_RDMA0 0x1 +#define MT8167_DPI0_SEL_IN_RDMA1 0x2 +#define MT8167_DPI0_SEL_IN_MASK 0x3 + +#define MT8167_DPI1_SEL_IN_UFOE 0x0 +#define MT8167_DPI1_SEL_IN_RDMA0 0x1 +#define MT8167_DPI1_SEL_IN_RDMA1 0x2 +#define MT8167_DPI1_SEL_IN_MASK 0x3 + +#define MT8167_RDMA0_SOUT_UFOE 0x0 +#define MT8167_RDMA0_SOUT_COLOR0 0x1 +#define MT8167_RDMA0_SOUT_DSI0 0x2 +#define MT8167_RDMA0_SOUT_DPI0 0x3 +/* DPI1 is only defined in Android sources, not in the data sheet */ +#define MT8167_RDMA0_SOUT_DPI1 0x4 +#define MT8167_RDMA0_SOUT_MASK 0x7 + +#define MT8167_RDMA1_SOUT_DSI0 0x0 +#define MT8167_RDMA1_SOUT_DPI0 0x1 +/* DPI1 is only defined in Android sources, not in the data sheet */ +#define MT8167_RDMA1_SOUT_DPI1 0x2 +#define MT8167_RDMA1_SOUT_MASK 0x3 + static const struct mtk_mmsys_routes mt8167_mmsys_routing_table[] =3D { + /* OVL0<->COLOR0 */ MMSYS_ROUTE(OVL, 0, COLOR, 0, - MT8167_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN, OVL0_MOUT_EN_COLOR0, - OVL0_MOUT_EN_COLOR0), + MT8167_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN, MT8167_OVL0_MOUT_EN_MASK, + MT8167_OVL0_MOUT_EN_COLOR0), + MMSYS_ROUTE(OVL, 0, COLOR, 0, + MT8167_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN, MT8167_COLOR0_SEL_IN_MASK, + MT8167_COLOR0_SEL_IN_OVL0), + + /* OVL0<->WDMA0 */ + MMSYS_ROUTE(OVL, 0, WDMA, 0, + MT8167_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN, MT8167_OVL0_MOUT_EN_MASK, + MT8167_OVL0_MOUT_EN_WDMA0), + MMSYS_ROUTE(OVL, 0, WDMA, 0, + MT8167_DISP_REG_CONFIG_DISP_WDMA0_SEL_IN, MT8167_WDMA0_SEL_IN_MASK, + MT8167_WDMA0_SEL_IN_OVL0), + + /* DITHER0 output to RDMA */ MMSYS_ROUTE(DITHER, 0, RDMA, 0, MT8167_DISP_REG_CONFIG_DISP_DITHER_MOUT_EN, MT8167_DITHER_MOUT_EN_MA= SK, MT8167_DITHER_MOUT_EN_RDMA0), - MMSYS_ROUTE(OVL, 0, COLOR, 0, - MT8167_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN, COLOR0_SEL_IN_OVL0, - COLOR0_SEL_IN_OVL0), - MMSYS_ROUTE(RDMA, 0, DSI, 0, + + /* DITHER<->UFOE */ + MMSYS_ROUTE(DITHER, 0, UFOE, 0, + MT8167_DISP_REG_CONFIG_DISP_DITHER_MOUT_EN, MT8167_DITHER_MOUT_EN_MA= SK, + MT8167_DITHER_MOUT_EN_UFOE), + MMSYS_ROUTE(DITHER, 0, UFOE, 0, + MT8167_DISP_REG_CONFIG_DISP_UFOE_SEL_IN, MT8167_UFOE_SEL_IN_MASK, + MT8167_UFOE_SEL_IN_DITHER), + + /* DITHER<->WDMA */ + MMSYS_ROUTE(DITHER, 0, WDMA, 0, + MT8167_DISP_REG_CONFIG_DISP_DITHER_MOUT_EN, MT8167_DITHER_MOUT_EN_MA= SK, + MT8167_DITHER_MOUT_EN_WDMA0), + MMSYS_ROUTE(DITHER, 0, WDMA, 0, + MT8167_DISP_REG_CONFIG_DISP_WDMA0_SEL_IN, MT8167_WDMA0_SEL_IN_MASK, + MT8167_WDMA0_SEL_IN_DITHER), + + /* UFOE<->DSI0 */ + MMSYS_ROUTE(UFOE, 0, DSI, 0, + MT8167_DISP_REG_CONFIG_DISP_UFOE_MOUT_EN, MT8167_UFOE_MOUT_EN_MASK, + MT8167_UFOE_MOUT_EN_DSI0), + MMSYS_ROUTE(UFOE, 0, DSI, 0, MT8167_DISP_REG_CONFIG_DISP_DSI0_SEL_IN, MT8167_DSI0_SEL_IN_MASK, - MT8167_DSI0_SEL_IN_RDMA0), + MT8167_DSI0_SEL_IN_UFOE), + + /* UFOE<->DPI0 */ + MMSYS_ROUTE(UFOE, 0, DPI, 0, + MT8167_DISP_REG_CONFIG_DISP_UFOE_MOUT_EN, MT8167_UFOE_MOUT_EN_MASK, + MT8167_UFOE_MOUT_EN_DPI0), + MMSYS_ROUTE(UFOE, 0, DPI, 0, + MT8167_DISP_REG_CONFIG_DISP_DPI0_SEL_IN, MT8167_DPI0_SEL_IN_MASK, + MT8167_DPI0_SEL_IN_UFOE), + + /* UFOE<->DPI1 */ + MMSYS_ROUTE(UFOE, 0, DPI, 1, + MT8167_DISP_REG_CONFIG_DISP_UFOE_MOUT_EN, MT8167_UFOE_MOUT_EN_MASK, + MT8167_UFOE_MOUT_EN_DPI1), + MMSYS_ROUTE(UFOE, 0, DPI, 1, + MT8167_DISP_REG_CONFIG_DISP_DPI1_SEL_IN, MT8167_DPI1_SEL_IN_MASK, + MT8167_DPI1_SEL_IN_UFOE), + + /* UFOE<->WDMA0 */ + MMSYS_ROUTE(UFOE, 0, WDMA, 0, + MT8167_DISP_REG_CONFIG_DISP_UFOE_MOUT_EN, MT8167_UFOE_MOUT_EN_MASK, + MT8167_UFOE_MOUT_EN_WDMA0), + MMSYS_ROUTE(UFOE, 0, WDMA, 0, + MT8167_DISP_REG_CONFIG_DISP_WDMA0_SEL_IN, MT8167_WDMA0_SEL_IN_MASK, + MT8167_WDMA0_SEL_IN_UFOE), + + /* RDMA0<->UFOE */ + MMSYS_ROUTE(RDMA, 0, UFOE, 0, + MT8167_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN, MT8167_RDMA0_SOUT_MAS= K, + MT8167_RDMA0_SOUT_UFOE), + MMSYS_ROUTE(RDMA, 0, UFOE, 0, + MT8167_DISP_REG_CONFIG_DISP_UFOE_SEL_IN, MT8167_UFOE_SEL_IN_MASK, + MT8167_UFOE_SEL_IN_RDMA0), + + /* RDMA0->COLOR0 */ + MMSYS_ROUTE(RDMA, 0, COLOR, 0, + MT8167_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN, MT8167_RDMA0_SOUT_MAS= K, + MT8167_RDMA0_SOUT_COLOR0), + MMSYS_ROUTE(RDMA, 0, COLOR, 0, + MT8167_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN, MT8167_COLOR0_SEL_IN_MASK, + MT8167_COLOR0_SEL_IN_RDMA0), + + /* RDMA0<->DSI0 */ MMSYS_ROUTE(RDMA, 0, DSI, 0, MT8167_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN, MT8167_RDMA0_SOUT_MAS= K, MT8167_RDMA0_SOUT_DSI0), + MMSYS_ROUTE(RDMA, 0, DSI, 0, + MT8167_DISP_REG_CONFIG_DISP_DSI0_SEL_IN, MT8167_DSI0_SEL_IN_MASK, + MT8167_DSI0_SEL_IN_RDMA0), + + /* RDMA0<->DPI0 */ + MMSYS_ROUTE(RDMA, 0, DPI, 0, + MT8167_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN, MT8167_RDMA0_SOUT_MAS= K, + MT8167_RDMA0_SOUT_DPI0), + MMSYS_ROUTE(RDMA, 0, DPI, 0, + MT8167_DISP_REG_CONFIG_DISP_DPI0_SEL_IN, MT8167_DPI0_SEL_IN_MASK, + MT8167_DPI0_SEL_IN_RDMA0), + + /* RDMA0<->DPI1 */ + MMSYS_ROUTE(RDMA, 0, DPI, 1, + MT8167_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN, MT8167_RDMA0_SOUT_MAS= K, + MT8167_RDMA0_SOUT_DPI1), + MMSYS_ROUTE(RDMA, 0, DPI, 1, + MT8167_DISP_REG_CONFIG_DISP_DPI1_SEL_IN, MT8167_DPI1_SEL_IN_MASK, + MT8167_DPI1_SEL_IN_RDMA0), + + /* RDMA1<->DSI0 */ + MMSYS_ROUTE(RDMA, 1, DSI, 0, + MT8167_DISP_REG_CONFIG_DISP_RDMA1_SOUT_SEL_IN, MT8167_RDMA1_SOUT_MAS= K, + MT8167_RDMA1_SOUT_DSI0), + MMSYS_ROUTE(RDMA, 1, DSI, 0, + MT8167_DISP_REG_CONFIG_DISP_DSI0_SEL_IN, MT8167_DSI0_SEL_IN_MASK, + MT8167_DSI0_SEL_IN_RDMA1), + + /* RDMA1<->DPI0 */ + MMSYS_ROUTE(RDMA, 1, DPI, 0, + MT8167_DISP_REG_CONFIG_DISP_RDMA1_SOUT_SEL_IN, MT8167_RDMA1_SOUT_MAS= K, + MT8167_RDMA1_SOUT_DPI0), + MMSYS_ROUTE(RDMA, 1, DPI, 0, + MT8167_DISP_REG_CONFIG_DISP_DPI0_SEL_IN, MT8167_DPI0_SEL_IN_MASK, + MT8167_DPI0_SEL_IN_RDMA1), + + /* RDMA1<->DPI1 */ + MMSYS_ROUTE(RDMA, 1, DPI, 1, + MT8167_DISP_REG_CONFIG_DISP_RDMA1_SOUT_SEL_IN, MT8167_RDMA1_SOUT_MAS= K, + MT8167_RDMA1_SOUT_DPI1), + MMSYS_ROUTE(RDMA, 1, DPI, 1, + MT8167_DISP_REG_CONFIG_DISP_DPI1_SEL_IN, MT8167_DPI1_SEL_IN_MASK, + MT8167_DPI1_SEL_IN_RDMA1), }; =20 #endif /* __SOC_MEDIATEK_MT8167_MMSYS_H */ --=20 2.43.0 From nobody Thu Sep 24 20:32:22 2026 Received: from mail-wm2-f13.google.com (mail-wm2-f13.google.com [74.125.225.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5E666490C04 for ; Mon, 21 Sep 2026 11:39:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789990778; cv=none; b=g0+j7xAijTTREttVh4Y6/Wt+9KSrKpZDX4XlF7C6r/jjelSLikWEBncpqYzWky2fE/tSxdNvuk9SQWXTGgOhNQ2WjtdxRQl3JU7mabWbN+3Fjv5eznDH39nspUcFv0jsCMLcq8/v2A0oZzQRO3CN/JXJ/akwxWbMkbLjPzwgIlo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789990778; c=relaxed/simple; bh=tMJz1+vrXxlV+iIx2MC+pnlK4y75NFmi/2Xu0C2q9V8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=VAAgyv4+64jQiWK2+cUPHxNOpybq0W+H2ReR5UGIYAoo20Ry9RhBez86pV2Hh+UlEcR3Ig//T40D4mTNWCwgCUT5HddSQLNp4qUsCyDhlaMz4rldQvwYmDOAzaippAv4P47gX9L0Wson9TW81fvH8Kva9PeYZDgDiIWXyKuai6Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=lZyKOQhx; arc=none smtp.client-ip=74.125.225.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lZyKOQhx" Received: by mail-wm2-f13.google.com with SMTP id 5b1f17b1804b1-49e6b885ef8so15638385e9.1 for ; Mon, 21 Sep 2026 04:39:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789990773; x=1790595573; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=sAooB32uAcG0QWvFzgpqh3sQmn2wrC5rrQIephimC1Q=; b=lZyKOQhx0uJYLJIPH2mvx6NcQt4zIFF/WNbis2zLspDhnCMQeMemc8hpEeRd2M06ej LSzOTyrKYVZLTBiSE48Yq17KqpdstaUrX01CrxOCrazIa9WrAM1ocOP2nyPs5kZalq3h x0wq25o+ozn3O5fxow7XNpwbMkfqUn0T/Dkpcz4jAhZtkGW1R6DIwpgCuYdMF2WTkQCO KCoCuwd+4YsUwc2852Rw5Cojvy3x5JUMP3QzZISbB7Mv4bJNe0UdCdOGFR53B8rPKMyY M3ZOmkBVr9RadV7sOqDudvxK9Xg9P/rREu3SzNHdAWa182ECKH33uB0OOWKpF5ZIR/4R Q8cQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789990773; x=1790595573; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=sAooB32uAcG0QWvFzgpqh3sQmn2wrC5rrQIephimC1Q=; b=rASdnXKY5bRHHGKaWto4VrTLiVX40IByb/B54nKsxKPd5juIY2q9Vq75SuscT6hVdO e4bRO/iUg7H1d1iz1AdJ03/RvG2DGjmH7ONRI82byDc7ugH8mEvIcBWo1n0DQT5Q0CxS ucL/oRgWb4K6q7xXVkFpXzs6gIkIfCW3LQ50nat6B+bPM8v6XMxLSvdj6tkQzjphE8ds KGx3DYtITXfzTFKcxY3Woa5hrg/bfsVj0lXaILnVGTC6Av8r+H0bjj3R7ZyccSMErznw HMq+EE93jJGdy8wbau8PJ/NZo4Dfz87Z0x+tmuWHMq57AeOIpdnU1wy7iXbSFqAygvoo oqqw== X-Forwarded-Encrypted: i=1; AKwUvBzMGIB+NTlyva6GtuWNVJgDPFIS0ZAvN856ttcBeG5BFY53aE/wUU6cDS3ZL/E+l6NjQvblwQuTJBM2Isg=@vger.kernel.org X-Gm-Message-State: AFuF++lZAQpwk6GyGc/1u9P1lvnOwH2zBOu/DppqZHO9gVRJ6h5Gpj65 4mvN+bvpeslE39MXpm100FFiM9+dpM1LtbjK0z6iXYKQL915tyALO/Bl X-Gm-Gg: AYBFou35I6d/SaO8y4jPmfTUzaJ9qsB33PIgREY7DJ9wsa4drsSee3nLq1w42GRFAXD Zpcm74Pc/awsVjSfxRwVaS7FEoRFNhSodMJBmD2yYbshutG5likT/JxxflSKdxvRpK4vQn4Ixlz B9ES/eejRPwfKWvnnEJ7xKZ44gv4uHwwYx5p+/cCmfNhmW8ZCwsYH6ed9XiNU1EhapwSRFWA1D1 Fey7j20/BrRUrYKef1a1quiwFJrZOKhSf2k871qkMuHNAPsSC1MqHwsAwDNr16ujUAMtCW7Eg1U 2VbXp4l6Ppt4pWnM6sYy91ofSBg9VORYNK9DlPyB6l1yfHfrsXEHXAEg+/rbbh+geZ6Al3MY43O BAoTMgj1sOqemPIi4QUDoARedJ1nJKXPDTO+qFA93gkYS1dlGTf1z7KuzcrtSaRU+C77VUbw08L ZLwXcWPyjfRzV9pzVFid/IBIK7DS9YTDO6f1ohkc2kbixX0aUW33e3rKdrsqk8eJiohyo= X-Received: by 2002:a05:600c:4e46:b0:49e:642a:4f6f with SMTP id 5b1f17b1804b1-49fc585e9edmr142186555e9.33.1789990773333; Mon, 21 Sep 2026 04:39:33 -0700 (PDT) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49fc57547easm244273865e9.3.2026.09.21.04.39.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Sep 2026 04:39:32 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Chun-Kuang Hu , Philipp Zabel , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , CK Hu , Jitao shi , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 4/4] arm64: dts: mediatek: mt8167: Add DRM nodes Date: Mon, 21 Sep 2026 13:38:58 +0200 Message-ID: <20260921113914.779393-5-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260921113914.779393-1-l.scorcia@gmail.com> References: <20260921113914.779393-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add all the DRM nodes required to get DSI and DPI to work on MT8167 SoC. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- arch/arm64/boot/dts/mediatek/mt8167.dtsi | 369 +++++++++++++++++++++++ 1 file changed, 369 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8167.dtsi b/arch/arm64/boot/dts= /mediatek/mt8167.dtsi index 27cf32d7ae35..a50bae4307c1 100644 --- a/arch/arm64/boot/dts/mediatek/mt8167.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8167.dtsi @@ -16,6 +16,22 @@ / { compatible =3D "mediatek,mt8167"; =20 + aliases { + aal0 =3D &aal; + ccorr0 =3D &ccorr; + color0 =3D &color; + dither0 =3D &dither; + dpi0 =3D &dpi0; + dpi1 =3D &dpi1; + dsi0 =3D &dsi; + gamma0 =3D γ + ovl0 =3D &ovl0; + pwm0 =3D &disp_pwm; + rdma0 =3D &rdma0; + rdma1 =3D &rdma1; + wdma0 =3D &wdma; + }; + soc { topckgen: topckgen@10000000 { compatible =3D "mediatek,mt8167-topckgen", "syscon"; @@ -120,10 +136,325 @@ iommu: m4u@10203000 { #iommu-cells =3D <1>; }; =20 + disp_pwm: pwm@1100f000 { + compatible =3D "mediatek,mt8167-disp-pwm", "mediatek,mt8173-disp-pwm"; + reg =3D <0 0x1100f000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_PWM_26M>, <&mmsys CLK_MM_DISP_PWM_MM>; + clock-names =3D "main", "mm"; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + #pwm-cells =3D <2>; + status =3D "disabled"; + }; + mmsys: syscon@14000000 { compatible =3D "mediatek,mt8167-mmsys", "syscon"; reg =3D <0 0x14000000 0 0x1000>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; #clock-cells =3D <1>; + + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + mmsys_main: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_in>; + }; + + mmsys_ext: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&rdma1_in>; + }; + }; + }; + + ovl0: ovl0@14007000 { + compatible =3D "mediatek,mt8167-disp-ovl"; + reg =3D <0 0x14007000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_OVL0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_OVL0>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + ovl0_in: endpoint { + remote-endpoint =3D <&mmsys_main>; + }; + }; + + port@1 { + reg =3D <1>; + ovl0_out: endpoint { + remote-endpoint =3D <&color_in>; + }; + }; + }; + }; + + rdma0: rdma0@14009000 { + compatible =3D "mediatek,mt8167-disp-rdma", "mediatek,mt2701-disp-rdma"; + reg =3D <0 0x14009000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_RDMA0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA0>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + rdma0_in: endpoint { + remote-endpoint =3D <&dither_out>; + }; + }; + + port@1 { + reg =3D <1>; + rdma0_out: endpoint { }; + }; + }; + }; + + rdma1: rdma1@1400a000 { + compatible =3D "mediatek,mt8167-disp-rdma", "mediatek,mt2701-disp-rdma"; + reg =3D <0 0x1400a000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_RDMA1>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA1>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + rdma1_in: endpoint { + remote-endpoint =3D <&mmsys_ext>; + }; + }; + + port@1 { + reg =3D <1>; + rdma1_out: endpoint { }; + }; + }; + }; + + wdma: wdma0@1400b000 { + compatible =3D "mediatek,mt8167-disp-wdma", "mediatek,mt8173-disp-wdma"; + reg =3D <0 0x1400b000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_WDMA>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_WDMA0>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + }; + + color: color@1400c000 { + compatible =3D "mediatek,mt8167-disp-color"; + reg =3D <0 0x1400c000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_COLOR>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + color_in: endpoint { + remote-endpoint =3D <&ovl0_out>; + }; + }; + + port@1 { + reg =3D <1>; + color_out: endpoint { + remote-endpoint =3D <&ccorr_in>; + }; + }; + }; + }; + + ccorr: ccorr@1400d000 { + compatible =3D "mediatek,mt8167-disp-ccorr", "mediatek,mt8183-disp-ccor= r"; + reg =3D <0 0x1400d000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_CCORR>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + ccorr_in: endpoint { + remote-endpoint =3D <&color_out>; + }; + }; + + port@1 { + reg =3D <1>; + ccorr_out: endpoint { + remote-endpoint =3D <&aal_in>; + }; + }; + }; + }; + + aal: aal@1400e000 { + compatible =3D "mediatek,mt8167-disp-aal", "mediatek,mt8173-disp-aal"; + reg =3D <0 0x1400e000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_AAL>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + aal_in: endpoint { + remote-endpoint =3D <&ccorr_out>; + }; + }; + + port@1 { + reg =3D <1>; + aal_out: endpoint { + remote-endpoint =3D <&gamma_in>; + }; + }; + }; + }; + + gamma: gamma@1400f000 { + compatible =3D "mediatek,mt8167-disp-gamma", "mediatek,mt8173-disp-gamm= a"; + reg =3D <0 0x1400f000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_GAMMA>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + gamma_in: endpoint { + remote-endpoint =3D <&aal_out>; + }; + }; + + port@1 { + reg =3D <1>; + gamma_out: endpoint { + remote-endpoint =3D <&dither_in>; + }; + }; + }; + }; + + dither: dither@14010000 { + compatible =3D "mediatek,mt8167-disp-dither", "mediatek,mt8183-disp-dit= her"; + reg =3D <0 0x14010000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_DITHER>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dither_in: endpoint { + remote-endpoint =3D <&gamma_out>; + }; + }; + + port@1 { + reg =3D <1>; + dither_out: endpoint { + remote-endpoint =3D <&rdma0_in>; + }; + }; + }; + }; + + dsi: dsi@14012000 { + compatible =3D "mediatek,mt8167-dsi"; + reg =3D <0 0x14012000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DSI_ENGINE>, <&mmsys CLK_MM_DSI_DIGITAL>, + <&mipi_tx>; + clock-names =3D "engine", "digital", "hs"; + interrupts =3D ; + phys =3D <&mipi_tx>; + phy-names =3D "dphy"; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dsi_in: endpoint { }; + }; + + port@1 { + reg =3D <1>; + dsi_out: endpoint { }; + }; + }; + }; + + dpi0: dpi@14013000 { + compatible =3D "mediatek,mt8167-dpi"; + reg =3D <0 0x14013000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DPI0_PXL>, <&mmsys CLK_MM_DPI0_ENGINE>, + <&apmixedsys CLK_APMIXED_LVDSPLL>; + clock-names =3D "pixel", "engine", "pll"; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dpi0_in: endpoint { }; + }; + + port@1 { + reg =3D <1>; + dpi0_out: endpoint { }; + }; + }; + }; + + mutex: mutex@14015000 { + compatible =3D "mediatek,mt8167-disp-mutex"; + reg =3D <0 0x14015000 0 0x1000>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; }; =20 larb0: larb@14016000 { @@ -145,6 +476,44 @@ smi_common: smi@14017000 { power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; }; =20 + mipi_tx: dsi-phy@14018000 { + compatible =3D "mediatek,mt8167-mipi-tx", "mediatek,mt2701-mipi-tx"; + reg =3D <0 0x14018000 0 0x90>; + clocks =3D <&topckgen CLK_TOP_MIPI_26M_DBG>; + clock-output-names =3D "mipi_tx0_pll"; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + status =3D "disabled"; + }; + + dpi1: dpi1@14019000 { + compatible =3D "mediatek,mt8167-dpi"; + reg =3D <0 0x14019000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DPI1_PXL>, <&mmsys CLK_MM_DPI1_ENGINE>, + <&apmixedsys CLK_APMIXED_TVDPLL>; + clock-names =3D "pixel", "engine", "pll"; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpi1_in: endpoint { }; + }; + + port@1 { + reg =3D <1>; + + dpi1_out: endpoint { }; + }; + }; + }; + imgsys: syscon@15000000 { compatible =3D "mediatek,mt8167-imgsys", "syscon"; reg =3D <0 0x15000000 0 0x1000>; --=20 2.43.0