From nobody Thu Sep 24 23:00:19 2026 Received: from mail-pz2-f12.google.com (mail-pz2-f12.google.com [74.125.228.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C3568525A67 for ; Fri, 18 Sep 2026 21:02:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.228.12 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765326; cv=none; b=I9arUnoB60Hfo/VadNEV0HXn54fCuXOlDOextG8JPYnR07gSc445ryMHTFb/WoD6YIHvrvpOM5lzkdztmN/4jAKzKAHGvj1lzGWnu6oM8gANLRwknqeEcp4Ho4c1WpvJ+f7EGfGerlsIjx/W5fneeyyPtEvECKCs6ThIRZF2lCU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765326; c=relaxed/simple; bh=h2xXVlZKgqReyGTqA2at8TQj11rI+3lzMWWgGV3k0/0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=mGaZgMjSBmKZlw6pA/dfkWHD4DnPV9+XLb4xWSCrxxknzXjSMwi7GrERx4P2qhvEZNZtUId8IHgg4RN2TXDOceVcrYtJzoA6UD6suYqC3/FbwIm8LP/rQLLyW/owmz2GjZ009bRB8uJknxJro3308x2GeRpBY9PdBNp9NmIOnko= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gcn4SZtr; arc=none smtp.client-ip=74.125.228.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gcn4SZtr" Received: by mail-pz2-f12.google.com with SMTP id d2e1a72fcca58-8694801b07dso141451b3a.2 for ; Fri, 18 Sep 2026 14:02:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789765324; x=1790370124; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=h38ODDWwiouXqh4d0uZxfCmE9hOLqrBLpPALHbL8zMI=; b=gcn4SZtrF08N68S4D8HEnqZsVWe8PKMIVtupOXjmxEPs+Jl7a+w7GRYgFrE1+KbtB1 sFSpg9jGplzDOKXNTRI8e5DT2JaZ4kvZ7xvuGpPMJ5kq6F2liKyZD+ABdckA+44W4oH1 Yv137j3OOpjy3AKoqtc4LMyFw6ItkbJEMCeY77qVU3W/xaicoWNWnwM1/xyHAeNEr8k4 ySLsYz1ztxqOOyU2PXKQ2zeEBqsrhx32deLioUvo7mSgQs8NdivV2oSNZ0Bn2VcUwAJ+ YyBvN9hO2vsAWHjnNG0cU/A/aUwmZqjcuSXdb65AjkB5zKjN3Akg+wEh5Zv34/I+nqxI attg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789765324; x=1790370124; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=h38ODDWwiouXqh4d0uZxfCmE9hOLqrBLpPALHbL8zMI=; b=Gg7eltFzehehXs8yWYhEbMfIywok96ZSc23bLCOF1pckGB9DKwfC5yrDnJ7fTJFtwo ooDYv0QLNOA1lGBFlelmT55I3Fit4oUxVMFWB1VilKf9ZEWcrirjD8OLxorMt4xB0dMz zxWBvdu1oOVoRRMUAIfVpTiUPQlJW126f7MmWZkZ2ePvW/iJrMHva1nszB4Xha5JjtwX zMh43f9QVqvHSZp/FIj3XNOe5friTAXLemoNzaV5Cgyd+po5Hg998MrngLW5PkaIOhx6 /cSiOq76TS93J1wz05qLI+X4BZBrKjoQ9mw5/nnHtOXXTIQisqfJyp1Pg6SoQr52Y29j gc/w== X-Gm-Message-State: AFuF++kUESZXa69gBSs0UoYWGA1HFUBDVrpvZuTLiu7DWA+EkJYvsbg0 v/CbKojFi+wdqkvYGNVHNeCuKesBlWBCU4vgU9tcAOrlzWgULbYBqRDS X-Gm-Gg: AYBFou0BFe9uGrHWQGLFJ7bT/C4MgGBJ4lMvW28cEWwNIdJFZNKAJ84xWgbyfRaW47W 13ayhkq3AGaL68lyNxWnCY+orXuLWCStWoT8URzmI0RHB/H0sxQNSF+n9cpTr612n6Vunx3vUlk AdQsGL90UlWvEvSwbnz3fsFEzkAnHep6d2qdVKKnk6ai7WfQl7ntpzFRj+Dx4FnkQa22EBwlM0G TYCq13X6BRLYflXVsDSIqqTRhQFrwAWrUKelLi9yZj7jlx7YJec5GyQK2gUfeNAoHlJk4K6h6my ewLztkYcHByvnkRM2FrkbIGgtzxZjGRT96UL8A/+S6o6r8l8EnoLIWuamcyI3P3qdeydmItg+cs 85rjp0zRJbxf5XHpVC36CGiRxhgaA8pJBLM44bFCRASATYZ97LpslrvMkxci15UDR3r7LYmzRFb tPXPA+hPzWU/8GYVO450Fe7+vGqNqpOxfNk63376IVehLTkzT98yYEpIIkNwHR0zNTgWFWhzhA9 ybEaZvb X-Received: by 2002:a17:90a:282:b0:39e:b778:2b2e with SMTP id 98e67ed59e1d1-39eb7786404mr463150a91.5.1789765324132; Fri, 18 Sep 2026 14:02:04 -0700 (PDT) Received: from [10.198.60.252] ([2409:40c2:5404:cbbd:a461:609f:eccf:23f]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-144d55ab3a3sm1396904c88.5.2026.09.18.14.01.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Sep 2026 14:02:03 -0700 (PDT) From: Bhargav Joshi Date: Sat, 19 Sep 2026 02:31:22 +0530 Subject: [PATCH v3 1/4] dt-bindings: mfd: ti,tps65910: Add wakeup-source and GPIO hogs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260919-ti-tps6586x-v3-1-63dd240f4684@gmail.com> References: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> In-Reply-To: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Lee Jones , Shree Ramamoorthy , Thierry Reding , Jonathan Hunter , Dmitry Osipenko , Svyatoslav Ryhel , Laxman Dewangan Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, mfd@lists.linux.dev, Thierry Reding , linux-tegra@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789765290; l=1219; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=h2xXVlZKgqReyGTqA2at8TQj11rI+3lzMWWgGV3k0/0=; b=PrZIb1oaJCJoaQZ52TqsTlrI9VOHr32Zwu8IJ8m+cdJ/8q3aieapZFuwECgaU/ny6xcaPQ/Jb u9N1RujfnTmBtUlUKps0j0RnX0QiNUfMWGab/bTTMn0YgzoUF9v4Bj9 X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Device tree validation throws warnings for the TPS65911 PMIC on Tegra boards because wakeup-source and GPIO hog nodes are not documented in the schema, even though the hardware supports them. Add wakeup-source property and allow child nodes that match the "-hog" pattern. Reviewed-by: Rob Herring (Arm) Signed-off-by: Bhargav Joshi --- Documentation/devicetree/bindings/mfd/ti,tps65910.yaml | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml b/Docum= entation/devicetree/bindings/mfd/ti,tps65910.yaml index f1a76f88fc0c..caff9dc0b2bb 100644 --- a/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml +++ b/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml @@ -37,6 +37,8 @@ properties: =20 interrupt-controller: true =20 + wakeup-source: true + '#interrupt-cells': description: Specifies the IRQ number and flags const: 2 @@ -163,6 +165,12 @@ patternProperties: vcc7-supply: VRTC input. vccio-supply: VIO input. =20 + "^.+-hog$": + type: object + + required: + - gpio-hog + required: - compatible - reg --=20 2.55.0 From nobody Thu Sep 24 23:00:19 2026 Received: from mail-pz2-f42.google.com (mail-pz2-f42.google.com [74.125.228.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EBFF49A3CF for ; Fri, 18 Sep 2026 21:02:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.228.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765341; cv=none; b=CfBNVr7PnZ/S6C1slbrOQ/bFmHjaqUxQnKoWAvf7iYGw4crLvK44lmL5H6qfk/Uik5gSU8VNlCFUPGlGOyaoL1VrwdbgzhMD/+77dqxow3vZBjJlwet6dUwhHqp35W/PXKYUqzmRNPkuO+h0UvoP0181vvKk8NbXOGHcO+QvEB0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765341; c=relaxed/simple; bh=5NRTfbaTrkCr5LOdsA5VA+Gzr3i5fzEHKnaeh5azfmE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oK8YIb2Te6I3lcZ6SYSeRvp6WfGVZ8rSmOQkozt463jL3aHhI8wTUkB9DhTl2kSMac7Afws8qkMwStsQanJ+/g4ao+c/crRjuRw1O7HPu2RRgJb/ziAFCsAlFlKthJXDwkHqjmAg8wSwdH3YUXbw/enh/zOWBR+c71i+wkjgOGE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=paNAiLK9; arc=none smtp.client-ip=74.125.228.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="paNAiLK9" Received: by mail-pz2-f42.google.com with SMTP id 41be03b00d2f7-cc1ab17a810so165921a12.0 for ; Fri, 18 Sep 2026 14:02:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789765339; x=1790370139; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=k1oWgDzzyzgn3DsMuIYLcEQN7MVtCq5GjZ4iffV4ihs=; b=paNAiLK9RuG03u1uVXuUirFeZDheY4mty0mMBm9UN195EAZlFGP7fMMqczRZR0sw2h /NS4imHDG0D4BdmTdo38axK8nnH3uQGqKxqHsfja7okaiu4nNXt55v89QkZulGM/SWHa ui4R4CHnGIWdJY1BWu2NO8ud72UphcT6BdXX4NQHbCvRn83yYdOpZIe+q5J1T2HhfIKv ieVKtG0cB4l6k+YYyIA/eUl1S7NWmXSHY32fHg291yvmxGmVaqRdGEf0/hxIv+c2Yblv DRTcCqN3q/I+nb/Dl7TmnWRUA/XrXcGo5YMeThXaAGxWm8OL+yYNRJnL4VsfxJ2R516T Jc8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789765339; x=1790370139; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=k1oWgDzzyzgn3DsMuIYLcEQN7MVtCq5GjZ4iffV4ihs=; b=w9zQSYk6oUikBhSEUJ+5hYKSFyGxGXP7yP4mU4PHqb1F1TQNlHP3Zn+aSKYOSK2jlY 8V8DgyAkeYK30dhSNMUasXk4XNv3JiQSNqsqq5wEcqGA6ZXrwCqW5C1yKK9y0PDfratX hbNvOMIlpXJPPfz5mRW/9RGrDZzUT+3hKZ6lrLXiosgsbxJ0DUikTKGR28bgiEXigQHB XP9EOHJDbWE72Ia8COTrYa2oxwbeEglk8ZAvN5J6Cq+noqqFII7es9ICRr7IcpKgHjNc ysuFp9uem3KUdQZxG1fpC8hG4lEdlL2I6aRtHy3mGV+6uEIXLTH4fKZ0jLlQ+d3k7asr eblw== X-Gm-Message-State: AFuF++k+y6N3fWHSztnRtrrH5tgS7OMNkW568L2dLg/LKKOqYTtEuxx9 M3/7BvRADmaFARDyHJz6oLtQICNwZvviJmFE3UOstXlNjQlV7DR87Div X-Gm-Gg: AYBFou2fqF9dCy3NPlGDebihr6O0fzy34Cn1vp1rt5hz8IOpRQ5DP1h5twY0IFZ8TBJ Be9UpDXzdToVF0zwPnRV5+mjFjmYtI5QZxFR9H5Ciar+drSdSjo1M3KgWg3mdv8+QMDSTqabQP9 Yva97AwJlhKcdVID7OQhDLu9+3ADw0yfaa0T11/EFUra/bymyY5MoRZZao6ttoiravLPMQZ+WGk wVlhynGaW4kArI7FKVnEvMdi1l8cGSH2MPxC5+P/SA/pM5v+burcM4JOTVg2TqFgHJAIZj6IdD2 nAWrM2yLOatvb9NAA2LWtY3h3GYZqpQH07BxAGJONzjokAX8VfacOSonSB5FbePsRPZ8du2vYdb ZZIHHIT3yrr5QsXZIL5RVx9fqjESISzSAiUymYVwlxrJMBroAGQM72Zwx/eOzE9kBnpidD1xQS2 1RPvAPoQZ3lJ3/O//GXYXtvuDsXrtQe8ZQNYRJVqzHdZdUUE2VFzJWF9tPHN7YqHDz7my4Xuuel sJhzOxn X-Received: by 2002:a17:90b:254a:b0:398:a2e4:c784 with SMTP id 98e67ed59e1d1-39e5940c49cmr6276032a91.1.1789765339319; Fri, 18 Sep 2026 14:02:19 -0700 (PDT) Received: from [10.198.60.252] ([2409:40c2:5404:cbbd:a461:609f:eccf:23f]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-144d55ab3a3sm1396904c88.5.2026.09.18.14.02.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Sep 2026 14:02:18 -0700 (PDT) From: Bhargav Joshi Date: Sat, 19 Sep 2026 02:31:23 +0530 Subject: [PATCH v3 2/4] regulator: dt-bindings: nvidia,tegra-regulators-coupling: Convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260919-ti-tps6586x-v3-2-63dd240f4684@gmail.com> References: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> In-Reply-To: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Lee Jones , Shree Ramamoorthy , Thierry Reding , Jonathan Hunter , Dmitry Osipenko , Svyatoslav Ryhel , Laxman Dewangan Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, mfd@lists.linux.dev, Thierry Reding , linux-tegra@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789765290; l=6027; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=5NRTfbaTrkCr5LOdsA5VA+Gzr3i5fzEHKnaeh5azfmE=; b=Dblcb/wzIcyuZ9Qc+Jlt5lBSBRUbfl1pP3QmJWU/oxpdoLMqG2fr3Za6tjHJ7Qd0on2rJKGNt KcpF51Iu979AFq8ZabdLGx7W8ZK26OCYjHH+CT0QdAMfeJD2IBp5S/K X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Convert NVIDIA Tegra Regulators Coupling from legacy text to DT schema. Set additionalProperties true as this is shared schema. Signed-off-by: Bhargav Joshi --- .../regulator/nvidia,tegra-regulators-coupling.txt | 65 ------------------- .../nvidia,tegra-regulators-coupling.yaml | 74 ++++++++++++++++++= ++++ 2 files changed, 74 insertions(+), 65 deletions(-) diff --git a/Documentation/devicetree/bindings/regulator/nvidia,tegra-regul= ators-coupling.txt b/Documentation/devicetree/bindings/regulator/nvidia,teg= ra-regulators-coupling.txt deleted file mode 100644 index 4bf2dbf7c6cc..000000000000 --- a/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-c= oupling.txt +++ /dev/null @@ -1,65 +0,0 @@ -NVIDIA Tegra Regulators Coupling -=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D - -NVIDIA Tegra SoC's have a mandatory voltage-coupling between regulators. -Thus on Tegra20 there are 3 coupled regulators and on NVIDIA Tegra30 -there are 2. - -Tegra20 voltage coupling ------------------------- - -On Tegra20 SoC's there are 3 coupled regulators: CORE, RTC and CPU. -The CORE and RTC voltages shall be in a range of 170mV from each other -and they both shall be higher than the CPU voltage by at least 120mV. - -Tegra30 voltage coupling ------------------------- - -On Tegra30 SoC's there are 2 coupled regulators: CORE and CPU. The CORE -and CPU voltages shall be in a range of 300mV from each other and CORE -voltage shall be higher than the CPU by N mV, where N depends on the CPU -voltage. - -Required properties: -- nvidia,tegra-core-regulator: Boolean property that designates regulator - as the "Core domain" voltage regulator. -- nvidia,tegra-rtc-regulator: Boolean property that designates regulator - as the "RTC domain" voltage regulator. -- nvidia,tegra-cpu-regulator: Boolean property that designates regulator - as the "CPU domain" voltage regulator. - -Example: - - pmic { - regulators { - core_vdd_reg: core { - regulator-name =3D "vdd_core"; - regulator-min-microvolt =3D <950000>; - regulator-max-microvolt =3D <1300000>; - regulator-coupled-with =3D <&rtc_vdd_reg &cpu_vdd_reg>; - regulator-coupled-max-spread =3D <170000 550000>; - - nvidia,tegra-core-regulator; - }; - - rtc_vdd_reg: rtc { - regulator-name =3D "vdd_rtc"; - regulator-min-microvolt =3D <950000>; - regulator-max-microvolt =3D <1300000>; - regulator-coupled-with =3D <&core_vdd_reg &cpu_vdd_reg>; - regulator-coupled-max-spread =3D <170000 550000>; - - nvidia,tegra-rtc-regulator; - }; - - cpu_vdd_reg: cpu { - regulator-name =3D "vdd_cpu"; - regulator-min-microvolt =3D <750000>; - regulator-max-microvolt =3D <1125000>; - regulator-coupled-with =3D <&core_vdd_reg &rtc_vdd_reg>; - regulator-coupled-max-spread =3D <550000 550000>; - - nvidia,tegra-cpu-regulator; - }; - }; - }; diff --git a/Documentation/devicetree/bindings/regulator/nvidia,tegra-regul= ators-coupling.yaml b/Documentation/devicetree/bindings/regulator/nvidia,te= gra-regulators-coupling.yaml new file mode 100644 index 000000000000..aae951cdce8b --- /dev/null +++ b/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-c= oupling.yaml @@ -0,0 +1,74 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/regulator/nvidia,tegra-regulators-coupl= ing.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NVIDIA Tegra Regulators Coupling + +description: > + NVIDIA Tegra SoC's have a mandatory voltage-coupling between regulators.= Thus + on Tegra20 there are 3 coupled regulators and on NVIDIA Tegra30 there ar= e 2. + + On Tegra20 SoC's - there are 3 coupled regulators:CORE, RTC and CPU. The= CORE + and RTC voltages shall be in a range of 170mV from each other and they b= oth + shall be higher than the CPU voltage by at least 120mV. + + On Tegra30 SoC's - there are 2 coupled regulators:CORE and CPU. The CORE= and + CPU voltages shall be in a range of 300mV from each other and CORE volta= ge + shall be higher than the CPU by N mV, where N depends on the CPU voltage. + +maintainers: + - Dmitry Osipenko + - Thierry Reding + +properties: + nvidia,tegra-core-regulator: + description: designates regulator as the "Core domain" voltage regulat= or. + type: boolean + + nvidia,tegra-rtc-regulator: + description: designates regulator as the "RTC domain" voltage regulato= r. + type: boolean + + nvidia,tegra-cpu-regulator: + description: designates regulator as the "CPU domain" voltage regulato= r. + type: boolean + +additionalProperties: true + +examples: + - | + pmic { + regulators { + core_vdd_reg: core { + regulator-name =3D "vdd_core"; + regulator-min-microvolt =3D <950000>; + regulator-max-microvolt =3D <1300000>; + regulator-coupled-with =3D <&rtc_vdd_reg &cpu_vdd_reg>; + regulator-coupled-max-spread =3D <170000 550000>; + + nvidia,tegra-core-regulator; + }; + + rtc_vdd_reg: rtc { + regulator-name =3D "vdd_rtc"; + regulator-min-microvolt =3D <950000>; + regulator-max-microvolt =3D <1300000>; + regulator-coupled-with =3D <&core_vdd_reg &cpu_vdd_reg>; + regulator-coupled-max-spread =3D <170000 550000>; + + nvidia,tegra-rtc-regulator; + }; + + cpu_vdd_reg: cpu { + regulator-name =3D "vdd_cpu"; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <1125000>; + regulator-coupled-with =3D <&core_vdd_reg &rtc_vdd_reg>; + regulator-coupled-max-spread =3D <550000 550000>; + + nvidia,tegra-cpu-regulator; + }; + }; + }; --=20 2.55.0 From nobody Thu Sep 24 23:00:19 2026 Received: from mail-pj2-f12.google.com (mail-pj2-f12.google.com [74.125.227.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3F5552BE3E for ; Fri, 18 Sep 2026 21:02:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.227.140 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765358; cv=none; b=cR8pCq3XDIDNYKVfgFcyBhDBAdCBF5xqCHgrlEdDOkBQAY/HBXI/oDObVzxbxLfh4TJrBFS7sZt/LGo6K6RwqjQhLHJtEuuvyGt9AK8qI43KrjTWJLeZ3bqNgGBmJZw6e65A0qB442VehwunusLHPiIvAfHXZFwrCv5J+bq/CbY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765358; c=relaxed/simple; bh=khvWqygseB7fpC76dgUJOaNtCER/GOHR4LnPt6eYkbw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Q/bKhAdfHGLpWka2krbELHxjjqtJQ2UyZ5Mqozb6GOWEirBeYmJJoGsX19nQGyjWZCb12Ut9ctkefSeFiJS2NkxCwWEfWC7QtoEnQIHmR7DIoGz72PBX928zqPtMYIs24Vc0HIFjhOjke9Y+bsInX/bj1BHEYt+ae7szyVFc9+A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Or7e4B3r; arc=none smtp.client-ip=74.125.227.140 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Or7e4B3r" Received: by mail-pj2-f12.google.com with SMTP id d9443c01a7336-2d6ff23d81cso1275555ad.1 for ; Fri, 18 Sep 2026 14:02:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789765356; x=1790370156; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=SyEeb8Fr9emmHGcnOcMAo5PWMFsb+SWAIx+uH54QAkE=; b=Or7e4B3rgTGC2PJTVavYfeXYS2xnDUUu3+TUQOgdl46aB0i8tmklIGX+k1VhuPZEcW lpsSueYhj54Tyh8RSoM+0FNPjNjvA/IXnDBckfe+G0RaNMz2o5zQmHBR0YNo0srDBCYa ls9x1CGMEbYVKKg7dlwDheSchWRT2rVi3Iz7N5Gzv9h1YfS0vg7ZHB9biAieqWxDb19l o6NfYUBW7hXhSwGSNFIrhPCZluhRYd98mIxofJ0qzqljq26pHNCXlQWMuEmsKqu/Qlh2 RQQBMzoiy64u7tdVtPV/UENLrUw1JthHBqS+LBMcGESWx9oLM/ZJxb1zplCTqMWzYgOP bjhg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789765356; x=1790370156; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=SyEeb8Fr9emmHGcnOcMAo5PWMFsb+SWAIx+uH54QAkE=; b=2rSEotxkDBVsw+uPjsEvWyQWPNox9+KjEWNACA3RTRyrPmmTrYvcuQwnN22n3MVK27 MmYS2qdqo+7z9nX3/MlznahYTXaYUSMZ4rsyYX9PNnIWRSeZhmZ3WKbnULdxW3Ib+ky5 u4GX3FkC1+m5MXmPjtARL9wcyxw9/02B1APg3lil6aoF3uxJqQntSoNnNHUHBHPCrGBS HUxlbW18gzwroVyTQcNa4+eP5FT1KdTzeo7zXIh10fJ/Vj5B0yAKkk3/X+6E2GLdW8e0 wlpZ5I7UVb4e1NVtIUmrZ9050HOEhU5JrlI3k5zBrIjYEEs6kpOF/vQI2ZqWCKogtKkO oyzw== X-Gm-Message-State: AFuF++mGRX1EWRTppkV4N5lkijX2y2ey+wxEjm7FZbXLqUdh9zjZ0P8V KPhiXskgWeE0qwbEA9BbEW8nVHt0Zv6yKoB//3qC70wOVbhOizMpqTIq X-Gm-Gg: AYBFou1cN2suneLvekTzyAKf+EofCCu2ZEigtpt5MReeYmjwAC8GnNoAAiE70Zvn2vA 6j+OoTebXG+8yEsB2PuIhCoaYCnol0OwgrQiugeVDzYVqK1UneTq0qRRtXEjgut0ovx1X6QtltL 2+vyvQJUyye9QQcZQpqxYBHuRvjo/r2nIjj+cg/PYdZTicOtnbHtwfhOPAbPKY88d4c12naMReE Rd2MOuPv8xVLTpJZ7CxBSCkWFRTfsJcVamcq692Z/NT1BndQVxpLKjC16NHdQNFW8OyLeguBJqN 5qtasDNlM1v4AvvKsRd9s3U1lS2uk0O1dqcNMvcxlbWoxIUgJ8F4kAXYRlUT1hgBJ8w1z2kMkmc 1RlWfoqs849sWF1N8qmD1vKQ/xCYvfwPZwd8rh5IHEeGQjHvbmXpmxBKU0cEKqAUbBFvdu+YTnJ 6f/5y12e0L/KCsMzpcc3cwmv84Q/TqANkWHTMMV9xZ4f2z7ibz9KTEGW2utPIlfOlHisySeNLmP klI03ci X-Received: by 2002:a17:90b:4acc:b0:39d:f130:ba54 with SMTP id 98e67ed59e1d1-39e549c111fmr6837005a91.0.1789765355954; Fri, 18 Sep 2026 14:02:35 -0700 (PDT) Received: from [10.198.60.252] ([2409:40c2:5404:cbbd:a461:609f:eccf:23f]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-144d55ab3a3sm1396904c88.5.2026.09.18.14.02.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Sep 2026 14:02:35 -0700 (PDT) From: Bhargav Joshi Date: Sat, 19 Sep 2026 02:31:24 +0530 Subject: [PATCH v3 3/4] regulator: dt-bindings: Reference Tegra regulator coupling schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260919-ti-tps6586x-v3-3-63dd240f4684@gmail.com> References: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> In-Reply-To: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Lee Jones , Shree Ramamoorthy , Thierry Reding , Jonathan Hunter , Dmitry Osipenko , Svyatoslav Ryhel , Laxman Dewangan Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, mfd@lists.linux.dev, Thierry Reding , linux-tegra@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789765290; l=3311; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=khvWqygseB7fpC76dgUJOaNtCER/GOHR4LnPt6eYkbw=; b=Vq0Gccle4lp1aryeTtZiKIETU7HnviwUPyZ5s/r/ULkM3lkxhmNg6Q8Vtgw3WXgae4i/a9tn4 HSSVF2sS11XC5xTQnXE+/mBx/bMvpoV8S/ruSvxGOGyutaNiLWg0G1P X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Several PMICs used on Tegra boards TPS65910, TPS62360, and MAX77620 use Tegra-specific regulator coupling properties. Update their dt bindings to reference the shared nvidia,tegra-regulators-coupling.yaml schema. Reviewed-by: Rob Herring (Arm) Signed-off-by: Bhargav Joshi --- Documentation/devicetree/bindings/mfd/ti,tps65910.yaml | 12 ++++++++= +--- .../bindings/regulator/maxim,max77620-regulator.yaml | 5 ++++- Documentation/devicetree/bindings/regulator/ti,tps62360.yaml | 1 + 3 files changed, 14 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml b/Docum= entation/devicetree/bindings/mfd/ti,tps65910.yaml index caff9dc0b2bb..798d27099401 100644 --- a/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml +++ b/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml @@ -99,7 +99,9 @@ properties: patternProperties: "^(vrtc|vio|vpll|vdac|vmmc|vbb|vddctrl)$": type: object - $ref: /schemas/regulator/regulator.yaml# + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# properties: ti,regulator-ext-sleep-control: description: | @@ -112,7 +114,9 @@ properties: =20 "^(vdd[1-3]|vaux([1-2]|33)|vdig[1-2])$": type: object - $ref: /schemas/regulator/regulator.yaml# + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# properties: ti,regulator-ext-sleep-control: description: | @@ -125,7 +129,9 @@ properties: =20 "^ldo[1-8]$": type: object - $ref: /schemas/regulator/regulator.yaml# + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# properties: ti,regulator-ext-sleep-control: description: | diff --git a/Documentation/devicetree/bindings/regulator/maxim,max77620-reg= ulator.yaml b/Documentation/devicetree/bindings/regulator/maxim,max77620-re= gulator.yaml index 7118c34961ba..67fbe7d6dc1c 100644 --- a/Documentation/devicetree/bindings/regulator/maxim,max77620-regulator.= yaml +++ b/Documentation/devicetree/bindings/regulator/maxim,max77620-regulator.= yaml @@ -22,7 +22,10 @@ patternProperties: =20 "^(sd[0-3]|ldo[0-8])$": type: object - $ref: /schemas/regulator/regulator.yaml# + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# + unevaluatedProperties: false =20 properties: diff --git a/Documentation/devicetree/bindings/regulator/ti,tps62360.yaml b= /Documentation/devicetree/bindings/regulator/ti,tps62360.yaml index 90c39275c150..6768fc6ea0d3 100644 --- a/Documentation/devicetree/bindings/regulator/ti,tps62360.yaml +++ b/Documentation/devicetree/bindings/regulator/ti,tps62360.yaml @@ -20,6 +20,7 @@ description: | =20 allOf: - $ref: regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# =20 properties: compatible: --=20 2.55.0 From nobody Thu Sep 24 23:00:19 2026 Received: from mail-pz2-f12.google.com (mail-pz2-f12.google.com [74.125.228.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 45EE55FDA7 for ; Fri, 18 Sep 2026 21:02:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.228.12 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765375; cv=none; b=YJ4ecVyc6CeJlXylK1MdZaNSPvFjeOasoRMx1AblejCBjQC4O7OQ213tB2+rV7EVOCQoduS3TH2vGTR5IuUwJUIgWIMEA7WiTY+Do/lsr1apygmrf5obSXxHQNQ6LUz6NEwDvmcgLdCq2MnclW3yeUaHi3kp2GDxgpIGzvYN8Gw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765375; c=relaxed/simple; bh=7VFJeJ4QrNJQ+InqE+bbZQH2NYeGdB0Jrv+prGbC5A4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lbaGyUxPAdsjICvHBhN2g5jIzd8N4NhB3A0+34VejeEl4IRn/8W7iZkUqRJVkLq0JjK6fetzNyf0Nlh3+RD8tMFXn8Lc4ftnCE1CqQRRMhL5+dQ4HsWw3LCLcpQfj7o5XPDGuwzoBWUgL48cIeRXLmtwfnlpzxE1i19D7q/0fDg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Q5lu/KRE; arc=none smtp.client-ip=74.125.228.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Q5lu/KRE" Received: by mail-pz2-f12.google.com with SMTP id 41be03b00d2f7-cc1ab17a810so166036a12.0 for ; Fri, 18 Sep 2026 14:02:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789765372; x=1790370172; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=geikbrKsDXcFqc56hsKasFpB/gHezUrUiLv7oPljlwY=; b=Q5lu/KRE87f//CE7Fe54rvEIU7rXiThU5AqgpSbVCc0EaI11cII3k5NcgG5oqnGrL9 euS55NeFkyF/U89RImifcWhi6HD1N5goANHD7NJrbcPAnH6+3cIguXtKAASG1Sc4x6F5 G9OscVZOD5ZrWXJoztXpJvE/BEbgL1CgVUw5q2uYz6OohN5G8KfqwDDCZTE2/JYneig+ mO7Bzetz4LyGl/jzcHxrVWiOOi4XWnrbs4dGFbSX5iuZNci7hi+Ww0vIEJSa7LyKfszs fxcdGWcZazRDV0nc3XQeoWG/zG/UMpumz2WS7wPwXw8i6J9jSPKuLxjQZ9S3DGrgjZQ9 iPcA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789765372; x=1790370172; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=geikbrKsDXcFqc56hsKasFpB/gHezUrUiLv7oPljlwY=; b=DNVYoEBBp49kS3OljvS+law8WbZYWjg9wesZBq1qpxC4WyRqq4jxtlW1iDtUb95g24 xn1vrdz4yeYO0UenAp0PYcMtjHppCOvZ4vJEHKsIjNfAEe002VhVgziKHH2KpnPsnZ6i 7NQZFU9H8N62zRg7XkRCfkhfoWLdtESEZeve+whEJWO6R6ZWqJl+T5/BzStvoeLBw3cD Ushz8+Jees9YU8N76/iuAkOaCdgiHMmo91HXZ58v20pY3yj+iDdAmDUlRckYSKwwtRLk fUH/90JYhy6L2TugpZci+8y4A6AYcf1uOtFtS2cM8xfOJVCuOajEYuXM/Anr+320TDP0 CzvA== X-Gm-Message-State: AFuF++mbsYsedqiF2brNeydnUeLgdNi16qjApElHPa+MjH66swij8YDk ihPsL4pF0vTaaFqDaHM097MptP1SwJAL1R+dlQhSWiBuUXhngxL8Lzgl X-Gm-Gg: AYBFou1otSzlBRt6UQk6qfh+LpB3IFJ3nQ6u9Hp5xW48hKAgpkVKI+FwxxoJ147OEhf roZ2jw6zdYQNdZT8YPNL6Jy6RJPC1c50PeMGArxB3LA2ApuvyyuV9+JzLa55SQj1haoKcefkaQk y6bkKOQ8wnphnX8LghENPvMf8nBKC6ssFGj+uPxCis/33pk2acEYzFctY7lXSrgCxJhrQRbqEEU fX8/bHriOySUP2B+AHPcShetBOSTefYCOTY/gdV7gCVHoe+EjpR+bJ6kr6k8TRDwa/Gz3XzhguT /zfJB1b4+K8BfbRSZB+SgJ1C+7YHAcM2a1GikXIHzGx4yxf4VgTbF/s1sQjAwjy31xBX1dq+t4t IuRwuXtvoCIQbkSKtFcAKDgAZx7ec4oEhiHjdJFA0nem0d5eJPraXn2mfOmEp79VVSrpcF7+bEy 8LtFGNmraWyYPiV6WAVM+0aL6H+OvnhwBS/KcEzTNRrZkCnTgyhyrKQbSlBV26UGPFDNTEgruMR O9/UKmU X-Received: by 2002:a17:90b:5303:b0:39e:56a2:b81 with SMTP id 98e67ed59e1d1-39e598b5a15mr6134359a91.3.1789765372243; Fri, 18 Sep 2026 14:02:52 -0700 (PDT) Received: from [10.198.60.252] ([2409:40c2:5404:cbbd:a461:609f:eccf:23f]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-144d55ab3a3sm1396904c88.5.2026.09.18.14.02.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Sep 2026 14:02:51 -0700 (PDT) From: Bhargav Joshi Date: Sat, 19 Sep 2026 02:31:25 +0530 Subject: [PATCH v3 4/4] regulator: dt-bindings: ti,tps6586x: Convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260919-ti-tps6586x-v3-4-63dd240f4684@gmail.com> References: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> In-Reply-To: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Lee Jones , Shree Ramamoorthy , Thierry Reding , Jonathan Hunter , Dmitry Osipenko , Svyatoslav Ryhel , Laxman Dewangan Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, mfd@lists.linux.dev, Thierry Reding , linux-tegra@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789765290; l=10424; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=7VFJeJ4QrNJQ+InqE+bbZQH2NYeGdB0Jrv+prGbC5A4=; b=kn13BB5y4Wt5AneZVvAv+A4peK674VBv3FPrC+PiZ9CNnmVuQAgL+oAcMRI7xDwBKRmRPQ6Bn vV+4FfWx+iaDtVqFcZte9dejveVcH1QnwC5q2dy1CLPAS1CdfkDMOLC X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Convert Texas Instruments tps6586x regulator binding from text to DT schema. Reference to nvidia,tegra-regulators-coupling in child regulator nodes. Reviewed-by: Rob Herring (Arm) Signed-off-by: Bhargav Joshi --- .../devicetree/bindings/regulator/ti,tps6586x.yaml | 196 +++++++++++++++++= ++++ .../devicetree/bindings/regulator/tps6586x.txt | 135 -------------- 2 files changed, 196 insertions(+), 135 deletions(-) diff --git a/Documentation/devicetree/bindings/regulator/ti,tps6586x.yaml b= /Documentation/devicetree/bindings/regulator/ti,tps6586x.yaml new file mode 100644 index 000000000000..1f7c7b35066f --- /dev/null +++ b/Documentation/devicetree/bindings/regulator/ti,tps6586x.yaml @@ -0,0 +1,196 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/regulator/ti,tps6586x.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI TPS6586x family of regulators + +maintainers: + - Thierry Reding + +properties: + compatible: + const: ti,tps6586x + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + "#gpio-cells": + const: 2 + + gpio-controller: true + + sys-supply: + description: The input supply for SYS. + + ti,system-power-controller: + type: boolean + description: + Whether or not this PMIC is controlling the system power. + + regulators: + type: object + additionalProperties: false + description: + list of regulators provided by this controller, LDO5 and LDO_RTC is + supplied by SYS regulator internally and driver take care of making + proper parent child relationship. + + properties: + sys: + type: object + $ref: regulator.yaml# + unevaluatedProperties: false + + patternProperties: + "^ldo([0-9]|_rtc)$": + type: object + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# + unevaluatedProperties: false + + "^sm[0-2]$": + type: object + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# + unevaluatedProperties: false + +patternProperties: + "^vin-sm[0-2]-supply$": + description: The input supply for the corresponding SM (SM0, SM1, or S= M2). + + "^vinldo(01|23|4|678|9)-supply$": + description: The input supply for the corresponding LDO or group of LD= Os. + +required: + - compatible + - reg + - interrupts + - regulators + - "#gpio-cells" + - gpio-controller + - sys-supply + - vin-sm0-supply + - vin-sm1-supply + - vin-sm2-supply + - vinldo01-supply + - vinldo23-supply + - vinldo4-supply + - vinldo678-supply + - vinldo9-supply + +additionalProperties: false + +examples: + - | + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmic@34 { + compatible =3D "ti,tps6586x"; + reg =3D <0x34>; + interrupts =3D <0 88 0x4>; + + #gpio-cells =3D <2>; + gpio-controller; + + ti,system-power-controller; + + sys-supply =3D <&vdd_5v0_sys>; + vin-sm0-supply =3D <&sys_reg>; + vin-sm1-supply =3D <&sys_reg>; + vin-sm2-supply =3D <&sys_reg>; + vinldo01-supply =3D <&sm2_reg>; + vinldo23-supply =3D <&sm2_reg>; + vinldo4-supply =3D <&sm2_reg>; + vinldo678-supply =3D <&sm2_reg>; + vinldo9-supply =3D <&sm2_reg>; + + regulators { + sys { + regulator-name =3D "vdd_sys"; + regulator-boot-on; + regulator-always-on; + }; + + sm0 { + regulator-min-microvolt =3D < 725000>; + regulator-max-microvolt =3D <1500000>; + regulator-boot-on; + regulator-always-on; + }; + + sm1 { + regulator-min-microvolt =3D < 725000>; + regulator-max-microvolt =3D <1500000>; + regulator-boot-on; + regulator-always-on; + }; + + sm2 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <4550000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo0 { + regulator-name =3D "PCIE CLK"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo1 { + regulator-min-microvolt =3D < 725000>; + regulator-max-microvolt =3D <1500000>; + }; + + ldo2 { + regulator-min-microvolt =3D < 725000>; + regulator-max-microvolt =3D <1500000>; + }; + + ldo3 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo4 { + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <2475000>; + }; + + ldo5 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo6 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo7 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo8 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo9 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + }; + }; + }; diff --git a/Documentation/devicetree/bindings/regulator/tps6586x.txt b/Doc= umentation/devicetree/bindings/regulator/tps6586x.txt deleted file mode 100644 index 8b40cac24d93..000000000000 --- a/Documentation/devicetree/bindings/regulator/tps6586x.txt +++ /dev/null @@ -1,135 +0,0 @@ -TPS6586x family of regulators - -Required properties: -- compatible: "ti,tps6586x" -- reg: I2C slave address -- interrupts: the interrupt outputs of the controller -- #gpio-cells: number of cells to describe a GPIO -- gpio-controller: mark the device as a GPIO controller -- regulators: A node that houses a sub-node for each regulator within the - device. Each sub-node is identified using the node's name (or the deprec= ated - regulator-compatible property if present), with valid values listed belo= w. - The content of each sub-node is defined by the standard binding for - regulators; see regulator.txt. - sys, sm[0-2], ldo[0-9] and ldo_rtc -- sys-supply: The input supply for SYS. -- vin-sm0-supply: The input supply for the SM0. -- vin-sm1-supply: The input supply for the SM1. -- vin-sm2-supply: The input supply for the SM2. -- vinldo01-supply: The input supply for the LDO1 and LDO2 -- vinldo23-supply: The input supply for the LDO2 and LDO3 -- vinldo4-supply: The input supply for the LDO4 -- vinldo678-supply: The input supply for the LDO6, LDO7 and LDO8 -- vinldo9-supply: The input supply for the LDO9 - -Optional properties: -- ti,system-power-controller: Telling whether or not this pmic is controll= ing - the system power. - -Each regulator is defined using the standard binding for regulators. - -Note: LDO5 and LDO_RTC is supplied by SYS regulator internally and driver - take care of making proper parent child relationship. - -Example: - - pmu: tps6586x@34 { - compatible =3D "ti,tps6586x"; - reg =3D <0x34>; - interrupts =3D <0 88 0x4>; - - #gpio-cells =3D <2>; - gpio-controller; - - ti,system-power-controller; - - sys-supply =3D <&some_reg>; - vin-sm0-supply =3D <&some_reg>; - vin-sm1-supply =3D <&some_reg>; - vin-sm2-supply =3D <&some_reg>; - vinldo01-supply =3D <...>; - vinldo23-supply =3D <...>; - vinldo4-supply =3D <...>; - vinldo678-supply =3D <...>; - vinldo9-supply =3D <...>; - - regulators { - sys_reg: sys { - regulator-name =3D "vdd_sys"; - regulator-boot-on; - regulator-always-on; - }; - - sm0_reg: sm0 { - regulator-min-microvolt =3D < 725000>; - regulator-max-microvolt =3D <1500000>; - regulator-boot-on; - regulator-always-on; - }; - - sm1_reg: sm1 { - regulator-min-microvolt =3D < 725000>; - regulator-max-microvolt =3D <1500000>; - regulator-boot-on; - regulator-always-on; - }; - - sm2_reg: sm2 { - regulator-min-microvolt =3D <3000000>; - regulator-max-microvolt =3D <4550000>; - regulator-boot-on; - regulator-always-on; - }; - - ldo0_reg: ldo0 { - regulator-name =3D "PCIE CLK"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo1_reg: ldo1 { - regulator-min-microvolt =3D < 725000>; - regulator-max-microvolt =3D <1500000>; - }; - - ldo2_reg: ldo2 { - regulator-min-microvolt =3D < 725000>; - regulator-max-microvolt =3D <1500000>; - }; - - ldo3_reg: ldo3 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo4_reg: ldo4 { - regulator-min-microvolt =3D <1700000>; - regulator-max-microvolt =3D <2475000>; - }; - - ldo5_reg: ldo5 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo6_reg: ldo6 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo7_reg: ldo7 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo8_reg: ldo8 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo9_reg: ldo9 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - }; - }; --=20 2.55.0