From nobody Fri Sep 25 05:30:48 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CD3FF4FDE68 for ; Wed, 16 Sep 2026 13:59:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789567178; cv=none; b=fVb/9cRH0WKuyLG3X25g2x8vch7ulS8PGDeGUF1Azf8++oCWGy0ZwkNxckyY9dHGlreQsL6oG91w9jWVAtvC8NdcUSFup335vZbK9yP3ZNipWzILgyBxHhcvHG8fqlJI2YhlGY5MwEokcOfGqqfkhaVinaB4Pd4noKcuMYRphsA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789567178; c=relaxed/simple; bh=dNlCiFXswF1Fr7PLA3aiv3UeITCFkH2J/BpCPdFze04=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=gLz+bORDYDdaVTFdPvMot7sw5QSS6EbmaHVFgJ3bU+mDbggLFMOOBGlSXrFdm3Uj58qa12zeDqu21j3/0GmsVkeOuaQNQqH2YtZ+E8sUPBMl1IO2uJeeQpCMOJiGHoWUW5jWiBp6oO+8JY1fo0KrxeQsS+ZYj7VYuPgoveotvVg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KoLpqViQ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ZCmhOkye; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KoLpqViQ"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZCmhOkye" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68GCYHaF2014988 for ; Wed, 16 Sep 2026 13:59:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=vfNW1OxUfVz 0rEV2Xyz3S/A58KC8eNirMOoV11ylpYY=; b=KoLpqViQzTDVmXK7KUjPZ6v9thN hraQ137W61/PyR9er7bjCnsUVaX1OOw4d5qoCw1CG7QEyrv4govplP+nwtc3jrrs 2XEFX05/0EFoBXXUNw9eRKMkm2sTolHQPH+QGrIi4H6AadqnQ3aiYbucFNVhfiTW 2nU33aLoJB0hKSsctPXyioiVQxXQKxbeXOcxbyreQAJ2XM9dreOnLpZTQ2rkEJqm iDq6gFOqJ8SavpymuaQ039+Oqb1NFoFnlAKLLUqgxKFhnTgdrvHBcK2KBviPbAxL 4E3Lh3wnZ/HgAZyRpSytBTO8w/t2n3XbSabixc2n8YeI2ua1+1uowNLEWIg== Received: from mail-oo1-f71.google.com (mail-oo1-f71.google.com [209.85.161.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gqthnrh73-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 16 Sep 2026 13:59:35 +0000 (GMT) Received: by mail-oo1-f71.google.com with SMTP id 006d021491bc7-6c1b24c4d0bso6485193eaf.1 for ; Wed, 16 Sep 2026 06:59:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1789567174; x=1790171974; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=vfNW1OxUfVz0rEV2Xyz3S/A58KC8eNirMOoV11ylpYY=; b=ZCmhOkye5h17w+Gva+ux+l13UAhSDwc3QMS8vkjuPX1gf26s1BrxgjxdfVEo5JcYKl 2s1w+0ea579wujr4BR44uL5gF1aOKL9q+YS+JqqPTSwfciGrDo4wUSAd8FAie3930q3R qcBunBAfi0ghwdNWothmaIqeZtZaGZKkaCv91soSRWdtYzcIPNve/gcwzFcfkT7H/xVH 3sGhkhgkBrzAOB/lsdLGOO/hrcMBMvaV8Oc2ds55rAkS4JXs9ZED+uVOB2uUPEY+3zmC z/scXEuXQbOMrWjRXA5AIsTMxRch+slsPvMJNI+SCt/afvQSAlEPvxVrC+HGfcmZsRDN WM1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789567174; x=1790171974; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=vfNW1OxUfVz0rEV2Xyz3S/A58KC8eNirMOoV11ylpYY=; b=2GszazvD0uBfNw3rBp8cRFSogv/Hp3ijgcvmoCwaq5DStBTmjwmmJnUTR6npyiYuqX 8Ei0UFHhjUNJgXO1SPztJdxgubt0aWOhycxzJN8PJJirjG5+bDqeZpK+UqGYVNxQRuDM Ok8cbXmWC3GrTNEznGMAsKtnPGj/Q4+QR6LhFwmxCxwi3CT4jWXh6zF1SgiNKvQ4ekjn IjesJw0eSNpqDk8c8+yHS+UG8Mr5pEWMYJ/3aao0flqzLv5LYEO7VBTxKGeGR73ywfQ9 58eUOJrJQgzGsk/sC53K0sJOtnKuixygwfhfpmMsFvFVh6AS1u2YBZOAtk16s/EPSfta Yptw== X-Forwarded-Encrypted: i=1; AKwUvBxLu5YVTX07C5u8H0IX5V3pX98rPCPIffy6qftUkPyngG/rY8Eqb2NcsmiY4r+PlPf3aB86gwqnDeL/WTg=@vger.kernel.org X-Gm-Message-State: AFuF++nAI+Q94EXwJz/U05O5ggNnLQPDeWj+fhqxy4UtqfzD/dal4kxz ieTrowACneNZg0NqPRVojQeiIps+aW/HE1yzGTKq1ZtxdOHi0McXQexya3mrl/93Fgggbv2eemL +S+ziGGmEAF6nwJwkfgCXxwhqmIUEzwTckOblwmubX78OjHBSbh17vx55GO2G+tjZNsM= X-Gm-Gg: AYBFou1LjWSR/9Zj1tWX9BKrXvNz8zNufbxyofyL5E55MIUYjgGDAL5AbkiHjmRSZz5 j/C+yznJViTYvu/+6pSLVdbCSPxrqIAKeEb0efAxYgE/NQma6wUh0Uc6vPHQ5bvu3Jw4pKYaeOB voLGoTYckbDbAFcYw9sQze2D8BkaKT+Wx1vuWrDa2688BnS1nFgvaS0thXBr/oRs8IO/6EIMMg5 fuwpESck2wjhE9PnO0Ukpnvfg86JxnRT64NXPjsSFsBYgfzGHsdfL+8L31vZhkl//8l4jpL3zFK nBVTnidajQTKNxSFBhGT7e8lyqCVwDSgvotWWe6IAXGZnDG71S88ZEDNoaBxlk3aqyZszhxxGSU nqKpXZ2BB1otthiRB//NwWtSnvPQmqKgynF+PFEdpFujvl3H5fKtKlUwMbQFL X-Received: by 2002:a05:6820:4c16:b0:6c3:ce1d:8e15 with SMTP id 006d021491bc7-6c7d1fe8056mr2678783eaf.25.1789567174366; Wed, 16 Sep 2026 06:59:34 -0700 (PDT) X-Received: by 2002:a05:6820:4c16:b0:6c3:ce1d:8e15 with SMTP id 006d021491bc7-6c7d1fe8056mr2678713eaf.25.1789567173870; Wed, 16 Sep 2026 06:59:33 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14395d3a31asm6507940c88.9.2026.09.16.06.59.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 06:59:33 -0700 (PDT) From: Shawn Guo To: Greg Kroah-Hartman Cc: Heikki Krogerus , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Krishna Kurapati , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo , Krzysztof Kozlowski Subject: [PATCH v3 1/2] dt-bindings: usb: Add onsemi FUSB15201 Type-C and PD controller Date: Wed, 16 Sep 2026 21:59:17 +0800 Message-ID: <20260916135918.1017527-2-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260916135918.1017527-1-shengchao.guo@oss.qualcomm.com> References: <20260916135918.1017527-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: aE5HnGHIs8Ypy5ALqIaLaFA26uIz7Co1 X-Authority-Analysis: v=2.4 cv=IsKL47/g c=1 sm=1 tr=0 ts=6aaaa0c7 cx=c_pps a=V4L7fE8DliODT/OoDI2WOg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=pw356RtDBc5WmomScbsA:9 a=WZGXeFmKUf7gPmL3hEjn:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTE2MDE4OCBTYWx0ZWRfX0Sc9s1sqo+Rx BvGxnYIG/QpWPNNg5MiMbHRPJZjxnIscb3d534u9KHjSTD9Y8dDhV0S2p7nsKWmZzTszYVe9pDP uTxBx6fCcumYPt+XXVA/OpjrmKCzCHc0K9J2vIb4ziLA7y6uRsQqjk5XlYm8VrrIMyxuBYMzwns q7/4fqOeFfQmagZbo18swjg731+c7xgm5CQ3z/GoFg0QgNEJXBzhGCrvTJcaPBPeQX9ivkSVlAs txie69HapmPTMwJ0W0DbmrMpUxCDUA0HFnLqLz04zAxJciWTUv6hh3zoVP5ArobkmUSRwrJbRks +DXn+ZogdwwOtxWfcVTdMJ8WtkZ8hYGq4+RadBS7p53k669ObPFOPmCJM1qQ1Zcb7QoliH0/2Ku Wbk4uqaiqg9P+U8kScM8i5MVGj+dd9lQVfS8Uh0AZXv2nuNP6I6WMYhAhJhe2sNjYd0bLkwRr2M qaytIPGgUKnB6mIx1TQ== X-Proofpoint-GUID: aE5HnGHIs8Ypy5ALqIaLaFA26uIz7Co1 X-Proofpoint-Spam-Info: AW1haW4tMjYwOTE2MDE4OCBTYWx0ZWRfXyBahZQWYhca+ GdRvkFQUfqbbYHxCW9vgouXb3g6W6eOT36pmkUrxhVvR/9z9SEETCStJ0P2nO2+wcN7l52Q1Y/4 hdOLO5s7jVgRmHOZOpiE5IWLCq1Anz0= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-16_02,2026-09-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 bulkscore=0 priorityscore=1501 lowpriorityscore=0 adultscore=0 impostorscore=0 phishscore=0 clxscore=1015 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2609160188 Content-Type: text/plain; charset="utf-8" The FUSB15201 is an autonomous dual-port USB Type-C and Power Delivery controller. It runs the Type-C state machine and the Power Delivery policy engine on an integrated microcontroller, and exposes only a status and command interface over I2C, so it is not a TCPC. Describe the two ports as addressed connector child nodes, so that a board which wires up only one of them can describe just that one. Assisted-by: LLM Reviewed-by: Krzysztof Kozlowski Signed-off-by: Shawn Guo --- .../bindings/usb/onnn,fusb15201.yaml | 152 ++++++++++++++++++ 1 file changed, 152 insertions(+) create mode 100644 Documentation/devicetree/bindings/usb/onnn,fusb15201.ya= ml diff --git a/Documentation/devicetree/bindings/usb/onnn,fusb15201.yaml b/Do= cumentation/devicetree/bindings/usb/onnn,fusb15201.yaml new file mode 100644 index 000000000000..09f2e964d3ef --- /dev/null +++ b/Documentation/devicetree/bindings/usb/onnn,fusb15201.yaml @@ -0,0 +1,152 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/usb/onnn,fusb15201.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: onsemi FUSB15201 dual-port Type-C and Power Delivery controller + +maintainers: + - Shawn Guo + +description: + The FUSB15201 is an autonomous dual-port USB Type-C and Power Delivery + controller. It runs the Type-C state machine and the Power Delivery poli= cy + engine on an integrated microcontroller, so the host is not involved in + Power Delivery messaging. Over I2C it reports the attach state, CC + orientation, data and power roles, faults and the VBUS voltage of each of + its two ports, and accepts commands to initiate data and power role swap= s. + + The two ports are described as connector child nodes, addressed 0 for po= rt A + and 1 for port B. A board that wires up only one of the two ports descri= bes + only the corresponding connector. + +properties: + compatible: + const: onnn,fusb15201 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + description: + Interrupt line shared by both ports, driven by the I2C_INT pin. The = pin + is active low and stays asserted until every pending interrupt has b= een + cleared, so it has to be described as level triggered. + + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + +patternProperties: + '^connector@[01]$': + type: object + $ref: /schemas/connector/usb-connector.yaml# + unevaluatedProperties: false + + properties: + compatible: + const: usb-c-connector + + reg: + maximum: 1 + description: + 0 for port A, 1 for port B. + + required: + - reg + +required: + - compatible + - reg + - interrupts + - '#address-cells' + - '#size-cells' + +anyOf: + - required: [connector@0] + - required: [connector@1] + +additionalProperties: false + +examples: + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + typec@50 { + compatible =3D "onnn,fusb15201"; + reg =3D <0x50>; + interrupts-extended =3D <&pmic_gpios 8 IRQ_TYPE_LEVEL_LOW>; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + connector@0 { + compatible =3D "usb-c-connector"; + reg =3D <0>; + label =3D "USB-C0"; + power-role =3D "dual"; + data-role =3D "dual"; + try-power-role =3D "sink"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + endpoint { + remote-endpoint =3D <&usb_0_dwc3_hs>; + }; + }; + + port@1 { + reg =3D <1>; + + endpoint { + remote-endpoint =3D <&usb_0_qmpphy_ss>; + }; + }; + }; + }; + + connector@1 { + compatible =3D "usb-c-connector"; + reg =3D <1>; + label =3D "USB-C1"; + power-role =3D "dual"; + data-role =3D "dual"; + try-power-role =3D "sink"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + endpoint { + remote-endpoint =3D <&usb_1_dwc3_hs>; + }; + }; + + port@1 { + reg =3D <1>; + + endpoint { + remote-endpoint =3D <&usb_1_qmpphy_ss>; + }; + }; + }; + }; + }; + }; +... --=20 2.43.0 From nobody Fri Sep 25 05:30:48 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BCA764FB9A0 for ; Wed, 16 Sep 2026 13:59:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789567186; cv=none; b=qFaHWfW8Qn4LwlMJjjq8u1fJm1CzDyM0odnTurGn3Ys9I1EG7KocBRpIyGJhbBn4UQ4x3c4AI70F1KrSYZsZwNlwfFxHycyY1oQthQ0KtSpUtn+ri/ukB6GacclxMDfVnulFJA0kXG/ypmSX6YRc+HvGuxd+YG1gjbQsNM1TjXY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789567186; c=relaxed/simple; bh=CbaDD12eX5qzwoG2xi/hVuJzZvIBUrLdOGwPPUKARiQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jnWrncw07hkAl3sYs7y8ZGmFeUhHu8YxxmByokPlIirU2ASmxFxyRg/c5QbCPQmTg6kmJ52c/f7GLXt5RrckT4U+VIKB6ilsTXMPjJtIiyIyKNIvEnKfh2DBsFXOHov463ud1xfNx+IearkKPCmBUNfXp4vy1Fvyh/cX76pHQog= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Lm6CN6m7; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Nqoo6Pp1; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Lm6CN6m7"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Nqoo6Pp1" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68GCYolo3124621 for ; Wed, 16 Sep 2026 13:59:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=YByaDK2ZRHg MzAqJ4LmfXxOBBwJF/5AxYdxl5TXfUtI=; b=Lm6CN6m7cOFJeg53ZSb59E6w/iR h/hK+U+bI3O2ywc9S9VovD5I2kaqa3sfYCkAbxU6V0RX8tFtevrbWDiCKTHMPFNa 6Yr1tuS5JkqiiPAXfuTc1R8Rnhm9HxT7+SQvjcqr0PXnFjn7d0n2UOCwjah7Wugl qfWd/Nn3AH9h453oc+po0xO8zr24QOPntwWzs/OnHjO3kpo51o45cQUd/UJcY39S nAJM9hFkCV7I1PbFb49XNihsOxYVY61Dkf23IQ/akPPSbH2fF8b/2dWll/4YDQMh wHOxTxYINHWvm9PSa+VM9w+f2Lgg9asaByTGSs94Y0uB8OaBD9GoO0eBwVQ== Received: from mail-oo1-f70.google.com (mail-oo1-f70.google.com [209.85.161.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gqftuk51x-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 16 Sep 2026 13:59:39 +0000 (GMT) Received: by mail-oo1-f70.google.com with SMTP id 006d021491bc7-6c2549d0cbaso8163674eaf.0 for ; Wed, 16 Sep 2026 06:59:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1789567179; x=1790171979; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=YByaDK2ZRHgMzAqJ4LmfXxOBBwJF/5AxYdxl5TXfUtI=; b=Nqoo6Pp11bUbstsUcCzkL2/DaHKJ0Bi35HkP8HqE0SjkR9CkS1phJ8QN8dcPiN6GfD oecR7bZYx7ltqCHCxZwS4vaHy0VCryvSBMDk3hTV8vuifxqVf3/CEaCp/SJEV7S1SGh+ VzC2idtu6qXjjAGn9YE4jSZi7XEKIlo10iWWdxQ/qtYPrTP/pbnGCYnSKIl91yhX3c4i Rcz+pR/vDDJSNk7ilqUnU2I7h8i8fFVWyZ1xaaCj9dax5n/IvynBCAWIlJc67JiHHBDy pCc9R3gOkW+qlw4UJdU4IKQjkAsDNXh5NrowFtzzAMfDjxgSEnZUcv1WTHv5/MmmZ/ko SzFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789567179; x=1790171979; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=YByaDK2ZRHgMzAqJ4LmfXxOBBwJF/5AxYdxl5TXfUtI=; b=rFV0vQ24fyNRGQDWvPEnRj8Ramhz1MwgKtXtzDVapjKUZ0XvOxtspkKPElWIaJjd7x WC/bmWR1YDnJYVbYomOgPOVqmsmVsBlJMJ7KJr47TSNpF2nDa2jiB9kVWQqZL/8o1om7 AqspzNhuOkUK9u6bNs08sKrZojABEhRX+g/fWeLB83/R8zR1jGngT7Nvfs6lRZCzwnNh GQ61DadBLrDPAa3W2G8pE/Bp2j6tg0/OIhJpFFbiwC4eXYT6ZRIH8zDXAdl2BTBqMjcj sAVbAO8+mSt79VeYaKZGjISNg8fJz8i7PbyHwIGKuyJns+2OrbYRufv4+ZGGGWYE2CzZ YwAQ== X-Forwarded-Encrypted: i=1; AKwUvBwRtLzZ9h9gYlW1UAKl85qPk76sssH4os84L/16bBvbP7nvIi1w/HLlF++hq0PxBtDC6ihAP4QVz8Cb+wU=@vger.kernel.org X-Gm-Message-State: AFuF++lfD3Km6ioaTQi/oWECSabxRDTUhq/JyvA0AhxJxihgpMkEG6PA lhPvRVWdH3zV5LO+jYQN5eeGXJUqAFEOuwIOIjdkI91Y0sVxGeehrIFSp1XNA39TgYEuhmMCpSP LisJSzb2OlcoRkfdc7FRZOPpALppdEPbzNaGYCj6gt/XoK2P/pxZwDGNj12EwPhcpk1/MuCqsIL 6gOQ== X-Gm-Gg: AYBFou1sbdCzu+qJhbPW/CSuojKUKMr5MSaa8heszDNZRSxK6OZWkOAqI0d7SFr5WNa j7IOYDhw8CUQP98r5CABX1EMjK9JwCTGZcA1fLAIEXxvpMxKGsq7Dbw/N1W92Oy7pgEv3Rv6DFO GKi2d77HfPJjl18yOnj1JgIqxJyQ2UPV2xuh9HmpQxX1MaBmuCvJJOheJbnYEgwRfsZYdmSsSDg AgzAm8yVHqHYCwnWImWscgRYuphmHT/sJmWZ6KiI7jdphdcpushe5tXscrMmasjKrkUiSKonzm7 CqsiqOMtrvL9b6yfAXjOZKUfLhJJ9YYe2shS6G+kuACe7K49PVNFRjdXawQ27t60tafuJFVmW78 r+fXZqlvyjCAHOLv09woX/srOOopDu1DdeUjn5pckUfB0N6PCMxewmWHkJ0FE X-Received: by 2002:a05:6820:3107:b0:6b7:83c5:fe01 with SMTP id 006d021491bc7-6c7d54fe2e5mr2773657eaf.66.1789567178804; Wed, 16 Sep 2026 06:59:38 -0700 (PDT) X-Received: by 2002:a05:6820:3107:b0:6b7:83c5:fe01 with SMTP id 006d021491bc7-6c7d54fe2e5mr2773621eaf.66.1789567178225; Wed, 16 Sep 2026 06:59:38 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14395d3a31asm6507940c88.9.2026.09.16.06.59.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 06:59:37 -0700 (PDT) From: Shawn Guo To: Greg Kroah-Hartman Cc: Heikki Krogerus , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Krishna Kurapati , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo , Bartosz Golaszewski Subject: [PATCH v3 2/2] usb: typec: Add onsemi FUSB15201 driver Date: Wed, 16 Sep 2026 21:59:18 +0800 Message-ID: <20260916135918.1017527-3-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260916135918.1017527-1-shengchao.guo@oss.qualcomm.com> References: <20260916135918.1017527-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTE2MDE4OCBTYWx0ZWRfX98QP5COQoxkK uEScZJg+pPD7aPutPWsNtYv6ZjVTvUgAEXlhdixvfMR3CMRQolMUMBMC2ECb1ZpNgKU1Y/vPDJl AXNb4XML22CAOR9jaO+W/Cb4WoixdWe5VQMFIOQZ109tPRO8Fbbvruy75O7SyvUhWEnX3WHqy/C vQUMAeX8ItUGPc9f99M2y4x1WtUCMFu8UNu7cqUX7GRyA8s7iBuD8Tbhbm+0WxQUDkpBokDYqoo cVM6Dph4OpTEBFxreT9bu1J8NbNeRPx+gsM1K+AR5W+tJ/eqEPB2E3S4wcne63XMz2ywEv4nKyb KAQ35XNggq0qJg0o1aZYGH0ac+yJT1HO909jtuPN1nyKqeJjdXtWIddrYzie1+wae+Dbz0mCogP J8LUdXhno3cNFEeHmTAJW1kEe2pfDkWWbK/nudLyz7Jd0DP8FBfN93rz3jrSlmOrfHNNiBuDwq3 KQMvB2E5zoypN2nyk5w== X-Authority-Analysis: v=2.4 cv=a5ulZkSF c=1 sm=1 tr=0 ts=6aaaa0cb cx=c_pps a=lkkFf9KBb43tY3aOjL++dA==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=-ozyDiMbBtCkaKFn3fsA:9 a=k4UEASGLJojhI9HsvVT1:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwOTE2MDE4OCBTYWx0ZWRfXx5TBaTSxppHc Jxk3k+W/xVMz/Tq7nAIE9t8i7wwRRgUdqzgp85g0smlBQ964l/mHLvW7sp/ueOPBpwJdj/e+bys 9IRXrPcihD5/lRQtmMVqBQPkT5sLe7A= X-Proofpoint-GUID: o1fwgY1RTKu92RGoPKmL54JUp_vzD8lM X-Proofpoint-ORIG-GUID: o1fwgY1RTKu92RGoPKmL54JUp_vzD8lM X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-16_02,2026-09-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 clxscore=1015 priorityscore=1501 adultscore=0 impostorscore=0 malwarescore=0 lowpriorityscore=0 phishscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2609160188 Content-Type: text/plain; charset="utf-8" The FUSB15201 is a dual-port USB Type-C and Power Delivery controller which runs the Type-C state machine and the PD policy engine on an integrated microcontroller. The host only observes the resulting state and may ask for role swaps, so this is a plain Type-C class driver rather than a TCPC driven by the Type-C Port Manager. Register a Type-C port for each connector described in firmware, report attach and detach, orientation, power and data roles and the PD capability of the partner, and drive the USB role switch of the attached USB controller so that OTG role switching works. Data and power role swaps requested through sysfs are forwarded to the controller, which performs them asynchronously and reports the outcome as a port status interrupt. The controller exposes a per-port VBUS ADC reading, but the Type-C class has no VBUS attribute and nothing needs the value, so it is not read. PD messages, PDOs and alternate modes are not exposed by the hardware at all. The chip-wide MASTER_RESET command would drop both ports at once and has no caller, so it is left alone as well. Assisted-by: LLM Reviewed-by: Bartosz Golaszewski Signed-off-by: Shawn Guo Reviewed-by: Heikki Krogerus --- drivers/usb/typec/Kconfig | 17 + drivers/usb/typec/Makefile | 1 + drivers/usb/typec/fusb15201.c | 580 ++++++++++++++++++++++++++++++++++ 3 files changed, 598 insertions(+) create mode 100644 drivers/usb/typec/fusb15201.c diff --git a/drivers/usb/typec/Kconfig b/drivers/usb/typec/Kconfig index 2f80c2792dbd..e21854cb89d4 100644 --- a/drivers/usb/typec/Kconfig +++ b/drivers/usb/typec/Kconfig @@ -64,6 +64,23 @@ config TYPEC_ANX7411 If you choose to build this driver as a dynamically linked module, the module will be called anx7411.ko. =20 +config TYPEC_FUSB15201 + tristate "onsemi FUSB15201 Type-C and Power Delivery controller driver" + depends on I2C + depends on USB_ROLE_SWITCH + select REGMAP_I2C + help + Say Y or M here if your system has an onsemi FUSB15201 dual-port USB + Type-C and Power Delivery controller. + + The FUSB15201 handles Type-C detection and Power Delivery negotiation + autonomously. This driver reports the resulting state to the Type-C + class, drives the USB role switch of the attached USB controller, and + allows data and power role swaps to be requested. + + If you choose to build this driver as a dynamically linked module, the + module will be called fusb15201.ko. + config TYPEC_RT1719 tristate "Richtek RT1719 Sink Only Type-C controller driver" depends on USB_ROLE_SWITCH || !USB_ROLE_SWITCH diff --git a/drivers/usb/typec/Makefile b/drivers/usb/typec/Makefile index 8a6a1c663eb6..9f3a156d9c9f 100644 --- a/drivers/usb/typec/Makefile +++ b/drivers/usb/typec/Makefile @@ -7,6 +7,7 @@ obj-$(CONFIG_TYPEC_TCPM) +=3D tcpm/ obj-$(CONFIG_TYPEC_UCSI) +=3D ucsi/ obj-$(CONFIG_TYPEC_TPS6598X) +=3D tipd/ obj-$(CONFIG_TYPEC_ANX7411) +=3D anx7411.o +obj-$(CONFIG_TYPEC_FUSB15201) +=3D fusb15201.o obj-$(CONFIG_TYPEC_HD3SS3220) +=3D hd3ss3220.o obj-$(CONFIG_TYPEC_STUSB160X) +=3D stusb160x.o obj-$(CONFIG_TYPEC_RT1719) +=3D rt1719.o diff --git a/drivers/usb/typec/fusb15201.c b/drivers/usb/typec/fusb15201.c new file mode 100644 index 000000000000..ab3b07368bdf --- /dev/null +++ b/drivers/usb/typec/fusb15201.c @@ -0,0 +1,580 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + * + * Driver for the onsemi FUSB15201 dual-port USB Type-C and Power Delivery + * controller. + * + * The FUSB15201 runs the Type-C state machine and the Power Delivery poli= cy + * engine on an integrated microcontroller. The host only observes the + * resulting state and may ask for role swaps, so this is a plain Type-C c= lass + * driver rather than a TCPC on the Type-C Port Manager. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define FUSB15201_NUM_PORTS 2 + +#define FUSB15201_REG_VENDID 0x00 +#define FUSB15201_REG_PRODID 0x01 +#define FUSB15201_REG_DEVID 0x02 +#define FUSB15201_REG_HWVER 0x03 +#define FUSB15201_REG_FWVER 0x04 + +#define FUSB15201_VENDID 0xaa +#define FUSB15201_PRODID 0x65 +#define FUSB15201_DEVID 0x01 + +/* Per-port status block, port A at 0x06 and port B at 0x0c */ +#define FUSB15201_PORT_BASE(p) (0x06 + (p) * 0x06) +#define FUSB15201_REG_STATUS(p) (FUSB15201_PORT_BASE(p) + 0x02) +#define FUSB15201_REG_RESET_STATUS(p) (FUSB15201_PORT_BASE(p) + 0x03) +#define FUSB15201_REG_FAULT_STATUS(p) (FUSB15201_PORT_BASE(p) + 0x04) + +#define FUSB15201_STATUS_ATTACHED BIT(0) +#define FUSB15201_STATUS_USBPD BIT(1) +#define FUSB15201_STATUS_CC2 BIT(2) +#define FUSB15201_STATUS_DFP BIT(3) +#define FUSB15201_STATUS_SINK BIT(4) + +#define FUSB15201_RESET_ERR_RECOVERY BIT(2) + +#define FUSB15201_FAULT_VBUS_OVP BIT(0) +#define FUSB15201_FAULT_OTP BIT(1) +#define FUSB15201_FAULT_CC_OVP BIT(2) +#define FUSB15201_FAULT_VCONN_OCP BIT(3) + +/* Per-port command block, port A at 0x11 and port B at 0x13 */ +#define FUSB15201_REG_COMMANDS(p) (0x11 + (p) * 0x02) +#define FUSB15201_REG_INT_MASK(p) (0x12 + (p) * 0x02) + +/* + * The swap command bits are named after the role the port is in when the = swap + * is requested, not the role it ends up in. + */ +#define FUSB15201_CMD_UFP_TO_DFP BIT(4) +#define FUSB15201_CMD_DFP_TO_UFP BIT(5) +#define FUSB15201_CMD_SINK_TO_SOURCE BIT(6) +#define FUSB15201_CMD_SOURCE_TO_SINK BIT(7) + +#define FUSB15201_REG_MASTER_CONTROL 0x15 +#define FUSB15201_MASTER_DRP_DISABLE BIT(1) + +/* Per-port interrupt status, write one to clear */ +#define FUSB15201_REG_INTERRUPT(p) (0x16 + (p)) +#define FUSB15201_INT_FAULT BIT(0) +#define FUSB15201_INT_RESET_STATUS BIT(1) +#define FUSB15201_INT_PORT_STATUS BIT(2) +#define FUSB15201_INT_ALL (FUSB15201_INT_FAULT | \ + FUSB15201_INT_RESET_STATUS | \ + FUSB15201_INT_PORT_STATUS) + +#define FUSB15201_REG_MAX FUSB15201_REG_INTERRUPT(1) + +struct fusb15201; + +struct fusb15201_port { + struct fusb15201 *chip; + unsigned int index; + struct typec_port *port; + struct typec_partner *partner; + struct usb_role_switch *role_sw; + struct typec_capability cap; + unsigned int status; +}; + +struct fusb15201 { + struct device *dev; + struct regmap *regmap; + struct mutex lock; /* serialises access to the shared registers */ + struct fusb15201_port ports[FUSB15201_NUM_PORTS]; +}; + +static enum typec_role fusb15201_default_pwr_role(struct fusb15201_port *p= ort) +{ + switch (port->cap.type) { + case TYPEC_PORT_SRC: + return TYPEC_SOURCE; + case TYPEC_PORT_SNK: + return TYPEC_SINK; + default: + if (is_source(port->cap.prefer_role)) + return TYPEC_SOURCE; + return TYPEC_SINK; + } +} + +static void fusb15201_set_roles(struct fusb15201_port *port, + enum typec_role pwr_role, + enum typec_data_role data_role, bool attached) +{ + typec_set_pwr_role(port->port, pwr_role); + typec_set_vconn_role(port->port, pwr_role); + typec_set_data_role(port->port, data_role); + + if (!port->role_sw) + return; + + if (!attached) + usb_role_switch_set_role(port->role_sw, USB_ROLE_NONE); + else if (data_role =3D=3D TYPEC_HOST) + usb_role_switch_set_role(port->role_sw, USB_ROLE_HOST); + else + usb_role_switch_set_role(port->role_sw, USB_ROLE_DEVICE); +} + +static void fusb15201_hw_update(struct fusb15201_port *port) +{ + struct fusb15201 *chip =3D port->chip; + enum typec_data_role data_role =3D TYPEC_DEVICE; + enum typec_role pwr_role; + unsigned int status; + int ret; + + ret =3D regmap_read(chip->regmap, FUSB15201_REG_STATUS(port->index), &sta= tus); + if (ret) { + dev_warn(chip->dev, "port%u: failed to read status: %d\n", + port->index, ret); + return; + } + + if (!(status & FUSB15201_STATUS_ATTACHED)) { + if (port->partner) { + typec_unregister_partner(port->partner); + port->partner =3D NULL; + } + + /* + * None of the remaining status bits are valid while detached, + * so fall back to what the port is configured to do. + */ + typec_set_orientation(port->port, TYPEC_ORIENTATION_NONE); + typec_set_pwr_opmode(port->port, TYPEC_PWR_MODE_USB); + + pwr_role =3D fusb15201_default_pwr_role(port); + if (is_source(pwr_role)) + data_role =3D TYPEC_HOST; + + fusb15201_set_roles(port, pwr_role, data_role, false); + + port->status =3D status; + return; + } + + if (!(port->status & FUSB15201_STATUS_ATTACHED)) { + struct typec_partner_desc desc =3D { + .usb_pd =3D !!(status & FUSB15201_STATUS_USBPD), + }; + + port->partner =3D typec_register_partner(port->port, &desc); + if (IS_ERR(port->partner)) { + dev_err(chip->dev, + "port%u: failed to register partner: %pe\n", + port->index, port->partner); + port->partner =3D NULL; + } + } + + typec_set_orientation(port->port, status & FUSB15201_STATUS_CC2 ? + TYPEC_ORIENTATION_REVERSE : + TYPEC_ORIENTATION_NORMAL); + + /* + * The controller only tells us whether the partner is PD capable. The + * Type-C current advertisement is not reported, so 1.5A and 3.0A + * operation cannot be distinguished from the default. + */ + typec_set_pwr_opmode(port->port, status & FUSB15201_STATUS_USBPD ? + TYPEC_PWR_MODE_PD : TYPEC_PWR_MODE_USB); + + pwr_role =3D status & FUSB15201_STATUS_SINK ? TYPEC_SINK : TYPEC_SOURCE; + data_role =3D status & FUSB15201_STATUS_DFP ? TYPEC_HOST : TYPEC_DEVICE; + fusb15201_set_roles(port, pwr_role, data_role, true); + + port->status =3D status; +} + +static void fusb15201_report_faults(struct fusb15201_port *port) +{ + struct fusb15201 *chip =3D port->chip; + unsigned int fault; + int ret; + + ret =3D regmap_read(chip->regmap, FUSB15201_REG_FAULT_STATUS(port->index)= , &fault); + if (ret) + return; + + /* + * The controller protects itself, so there is nothing to do here + * beyond making the fault visible. + */ + if (fault & FUSB15201_FAULT_VBUS_OVP) + dev_warn_ratelimited(chip->dev, "port%u: VBUS overvoltage\n", + port->index); + if (fault & FUSB15201_FAULT_OTP) + dev_warn_ratelimited(chip->dev, "port%u: over temperature\n", + port->index); + if (fault & FUSB15201_FAULT_CC_OVP) + dev_warn_ratelimited(chip->dev, "port%u: CC overvoltage\n", + port->index); + if (fault & FUSB15201_FAULT_VCONN_OCP) + dev_warn_ratelimited(chip->dev, "port%u: VCONN overcurrent\n", + port->index); +} + +static void fusb15201_report_reset(struct fusb15201_port *port) +{ + struct fusb15201 *chip =3D port->chip; + unsigned int reset; + int ret; + + ret =3D regmap_read(chip->regmap, FUSB15201_REG_RESET_STATUS(port->index)= , &reset); + if (ret) + return; + + dev_dbg(chip->dev, "port%u: reset status 0x%02x\n", port->index, reset); + + if (reset & FUSB15201_RESET_ERR_RECOVERY) + dev_warn_ratelimited(chip->dev, + "port%u: entered error recovery\n", + port->index); +} + +static irqreturn_t fusb15201_irq(int irq, void *data) +{ + struct fusb15201 *chip =3D data; + irqreturn_t ret =3D IRQ_NONE; + unsigned int i; + + guard(mutex)(&chip->lock); + + for (i =3D 0; i < FUSB15201_NUM_PORTS; i++) { + struct fusb15201_port *port =3D &chip->ports[i]; + unsigned int pending; + + if (!port->port) + continue; + + if (regmap_read(chip->regmap, FUSB15201_REG_INTERRUPT(i), &pending)) + continue; + + pending &=3D FUSB15201_INT_ALL; + if (!pending) + continue; + + /* Write one to clear */ + regmap_write(chip->regmap, FUSB15201_REG_INTERRUPT(i), pending); + + if (pending & FUSB15201_INT_PORT_STATUS) + fusb15201_hw_update(port); + if (pending & FUSB15201_INT_FAULT) + fusb15201_report_faults(port); + if (pending & FUSB15201_INT_RESET_STATUS) + fusb15201_report_reset(port); + + ret =3D IRQ_HANDLED; + } + + return ret; +} + +/* + * Role swaps are asynchronous: the command only asks the controller to st= art + * the swap, and the outcome arrives later as a port status interrupt. + */ +static int fusb15201_command(struct fusb15201_port *port, unsigned int cmd) +{ + struct fusb15201 *chip =3D port->chip; + + guard(mutex)(&chip->lock); + + if (!(port->status & FUSB15201_STATUS_ATTACHED)) + return -ENOTCONN; + + return regmap_write(chip->regmap, FUSB15201_REG_COMMANDS(port->index), cm= d); +} + +static int fusb15201_dr_set(struct typec_port *p, enum typec_data_role rol= e) +{ + struct fusb15201_port *port =3D typec_get_drvdata(p); + unsigned int cmd =3D FUSB15201_CMD_DFP_TO_UFP; + + if (role =3D=3D TYPEC_HOST) + cmd =3D FUSB15201_CMD_UFP_TO_DFP; + + return fusb15201_command(port, cmd); +} + +static int fusb15201_pr_set(struct typec_port *p, enum typec_role role) +{ + struct fusb15201_port *port =3D typec_get_drvdata(p); + unsigned int cmd =3D FUSB15201_CMD_SOURCE_TO_SINK; + + if (is_source(role)) + cmd =3D FUSB15201_CMD_SINK_TO_SOURCE; + + return fusb15201_command(port, cmd); +} + +static const struct typec_operations fusb15201_typec_ops =3D { + .dr_set =3D fusb15201_dr_set, + .pr_set =3D fusb15201_pr_set, +}; + +/* + * Nearly every register is either volatile or write-only, and the interru= pt + * registers are write-one-to-clear, so the register map is not cached. + */ +static const struct regmap_config fusb15201_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .max_register =3D FUSB15201_REG_MAX, +}; + +static void fusb15201_unregister_port(void *data) +{ + struct fusb15201_port *port =3D data; + + if (port->partner) + typec_unregister_partner(port->partner); + typec_unregister_port(port->port); +} + +static void fusb15201_put_role_sw(void *data) +{ + usb_role_switch_put(data); +} + +static int fusb15201_check_id(struct fusb15201 *chip) +{ + static const struct { + unsigned int reg; + unsigned int expected; + const char *name; + } ids[] =3D { + { FUSB15201_REG_VENDID, FUSB15201_VENDID, "vendor" }, + { FUSB15201_REG_PRODID, FUSB15201_PRODID, "product" }, + { FUSB15201_REG_DEVID, FUSB15201_DEVID, "device" }, + }; + unsigned int val, hwver, fwver; + int ret, i; + + for (i =3D 0; i < ARRAY_SIZE(ids); i++) { + ret =3D regmap_read(chip->regmap, ids[i].reg, &val); + if (ret) + return dev_err_probe(chip->dev, ret, + "failed to read %s id\n", + ids[i].name); + + if (val !=3D ids[i].expected) + return dev_err_probe(chip->dev, -ENODEV, + "bad %s id 0x%02x, expected 0x%02x\n", + ids[i].name, val, ids[i].expected); + } + + /* + * The register semantics are defined by the firmware image, so record + * the versions to make mismatches easier to spot. + */ + if (!regmap_read(chip->regmap, FUSB15201_REG_HWVER, &hwver) && + !regmap_read(chip->regmap, FUSB15201_REG_FWVER, &fwver)) + dev_dbg(chip->dev, "hardware version %u, firmware version %u\n", + hwver, fwver); + + return 0; +} + +static int fusb15201_register_port(struct fusb15201 *chip, + struct fwnode_handle *fwnode) +{ + struct fusb15201_port *port; + unsigned int index; + int ret; + + ret =3D fwnode_property_read_u32(fwnode, "reg", &index); + if (ret) + return dev_err_probe(chip->dev, ret, + "missing reg property of %pfwP\n", fwnode); + + if (index >=3D FUSB15201_NUM_PORTS) + return dev_err_probe(chip->dev, -EINVAL, + "invalid connector index %u\n", index); + + port =3D &chip->ports[index]; + if (port->port) + return dev_err_probe(chip->dev, -EINVAL, + "duplicate connector for port %u\n", index); + + port->chip =3D chip; + port->index =3D index; + + ret =3D typec_get_fw_cap(&port->cap, fwnode); + if (ret) + return dev_err_probe(chip->dev, ret, + "port%u: failed to get capabilities\n", + index); + + port->cap.revision =3D USB_TYPEC_REV_2_0; + port->cap.orientation_aware =3D true; + port->cap.driver_data =3D port; + port->cap.ops =3D &fusb15201_typec_ops; + + port->port =3D typec_register_port(chip->dev, &port->cap); + if (IS_ERR(port->port)) { + ret =3D PTR_ERR(port->port); + port->port =3D NULL; + return dev_err_probe(chip->dev, ret, + "port%u: failed to register\n", index); + } + + ret =3D devm_add_action_or_reset(chip->dev, fusb15201_unregister_port, po= rt); + if (ret) + return ret; + + port->role_sw =3D fwnode_usb_role_switch_get(fwnode); + if (IS_ERR(port->role_sw)) + return dev_err_probe(chip->dev, PTR_ERR(port->role_sw), + "port%u: failed to get role switch\n", + index); + + if (port->role_sw) { + ret =3D devm_add_action_or_reset(chip->dev, fusb15201_put_role_sw, + port->role_sw); + if (ret) + return ret; + } + + return 0; +} + +static int fusb15201_hw_init(struct fusb15201 *chip) +{ + bool source_only =3D true; + unsigned int i; + int ret; + + for (i =3D 0; i < FUSB15201_NUM_PORTS; i++) { + struct fusb15201_port *port =3D &chip->ports[i]; + + if (!port->port) { + /* Nothing describes this port, keep it quiet. */ + ret =3D regmap_write(chip->regmap, + FUSB15201_REG_INT_MASK(i), + FUSB15201_INT_ALL); + if (ret) + return ret; + + continue; + } + + if (port->cap.type !=3D TYPEC_PORT_SRC) + source_only =3D false; + + ret =3D regmap_write(chip->regmap, FUSB15201_REG_INT_MASK(i), 0); + if (ret) + return ret; + + /* Discard anything that happened before we got here */ + ret =3D regmap_write(chip->regmap, FUSB15201_REG_INTERRUPT(i), + FUSB15201_INT_ALL); + if (ret) + return ret; + } + + /* + * Dual role toggling is the only configurable part of the Type-C state + * machine, and it is chip wide rather than per port, which is why it is + * set up here instead of from a port_type_set() callback. + */ + ret =3D regmap_update_bits(chip->regmap, FUSB15201_REG_MASTER_CONTROL, + FUSB15201_MASTER_DRP_DISABLE, + source_only ? FUSB15201_MASTER_DRP_DISABLE : 0); + if (ret) + return ret; + + /* Seed the Type-C class with the current state before arming the IRQ */ + for (i =3D 0; i < FUSB15201_NUM_PORTS; i++) { + if (chip->ports[i].port) + fusb15201_hw_update(&chip->ports[i]); + } + + return 0; +} + +static int fusb15201_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct fusb15201 *chip; + unsigned int nports =3D 0; + int ret; + + chip =3D devm_kzalloc(dev, sizeof(*chip), GFP_KERNEL); + if (!chip) + return -ENOMEM; + + chip->dev =3D dev; + i2c_set_clientdata(client, chip); + + ret =3D devm_mutex_init(dev, &chip->lock); + if (ret) + return ret; + + chip->regmap =3D devm_regmap_init_i2c(client, &fusb15201_regmap_config); + if (IS_ERR(chip->regmap)) + return dev_err_probe(dev, PTR_ERR(chip->regmap), + "failed to initialise register map\n"); + + ret =3D fusb15201_check_id(chip); + if (ret) + return ret; + + device_for_each_child_node_scoped(dev, fwnode) { + ret =3D fusb15201_register_port(chip, fwnode); + if (ret) + return ret; + + nports++; + } + + if (!nports) + return dev_err_probe(dev, -ENODEV, "no connector described\n"); + + ret =3D fusb15201_hw_init(chip); + if (ret) + return dev_err_probe(dev, ret, "failed to initialise\n"); + + ret =3D devm_request_threaded_irq(dev, client->irq, NULL, fusb15201_irq, + IRQF_ONESHOT, dev_name(dev), chip); + if (ret) + return dev_err_probe(dev, ret, "failed to request irq\n"); + + return 0; +} + +static const struct of_device_id fusb15201_of_match[] =3D { + { .compatible =3D "onnn,fusb15201" }, + { } +}; +MODULE_DEVICE_TABLE(of, fusb15201_of_match); + +static struct i2c_driver fusb15201_driver =3D { + .driver =3D { + .name =3D "fusb15201", + .of_match_table =3D fusb15201_of_match, + }, + .probe =3D fusb15201_probe, +}; +module_i2c_driver(fusb15201_driver); + +MODULE_AUTHOR("Shawn Guo "); +MODULE_DESCRIPTION("onsemi FUSB15201 Type-C and Power Delivery controller"= ); +MODULE_LICENSE("GPL"); --=20 2.43.0