From nobody Fri Sep 25 05:30:00 2026 Received: from mail-pj2-f12.google.com (mail-pj2-f12.google.com [74.125.227.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD790262FC1 for ; Wed, 16 Sep 2026 13:12:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.227.140 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789564381; cv=none; b=ltvSgMxIxfQl4sQaO5C5hPulq5U3KrgfaavcYjJUhyJOFhcFskVkvDD0OK1XcYAy0dpny+HVB8hrakk0HLVMlyQ7AQsUtIKWeE+ydY8DUb0CCyqpH+YpqwPdVC0mZauS73Eocc9xVoKFqrurMIoiWFjB5ZkOQrzQ6JWfERSmsvs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789564381; c=relaxed/simple; bh=o+kUdx6oM4YKDVkr1OH5tjWm5SLV6fOsv8ZE8kTFeXU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UkWCOPdr2/eCAHuOMF1NHE1p0E3a4gdqxnH1EMurH+FwMqSzBMP+lvAo45eztE9YAWRhOwn2i4aI5SZVD6NNUvewSHSeOZ54KNI/MH1sQG5GceQ64qH80U2lTrMkc4KS8+o0u+vuSRnaDZgRRTu2BgMPrjP8WFJSLc5/cE/NlFQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AUjOZt4T; arc=none smtp.client-ip=74.125.227.140 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="AUjOZt4T" Received: by mail-pj2-f12.google.com with SMTP id 98e67ed59e1d1-39dfcef2896so131300a91.0 for ; Wed, 16 Sep 2026 06:12:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789564379; x=1790169179; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=aK8SlgHAeovTDqk6LwNJJCxL6zYMCFEkGRKFkqjjE0U=; b=AUjOZt4TpQMfheZN5OUULN3BgYd+gWwo58iOQKiYPCRGKxlfuucHW9uhW3FhGC7ZVX g9FXAcvf0bYixDSUxhFTyDbsTEJFo5ZU5s8SJWsKjAjBeGDmCF7W0VM1wcQQm4D80yKn z4I4MzUMIup/YdHNvina5HG/AiosYZKT6fOa7OPP9BsiDwTsAnz+6NGk3YGjROWh35lp GakXiaCiyP8ysD4te/tOkM/xWSfPuuu0ey81S4SfC8XfGKm08k5qW467yS6Zy2WiFZVL /M/JMFYcC6c49XEqa5Lcc8IpP00snQW8t5OVFGWcHzW2/MQuFVbF0xOHys5td7fe6CbH x/6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789564379; x=1790169179; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=aK8SlgHAeovTDqk6LwNJJCxL6zYMCFEkGRKFkqjjE0U=; b=YEHybdF9dJxEVCJ5hFoPv3FVOn/Tj5HRIQKzX07ljo2Zo3ghd6KxWa7mjEjOLZqX5H XHa0+V05LfczOB1nHgZ6PQfAN4hamnhezhQEbSDv+cLf1TArktgsTkrAdi1k+bu7QMJq 2wZMLJAAnZqdPTttdt5Arq8JLZwPU/F+4DUN1t6yxtIepcj6hMv00+O60qVa84wcq2Ms R4TxVWgMcsJ147BK1Y+qiP2ybACH0QnV0t0tt7qfx9XNYwPrVvI+VgOyYGXdC8eMLs1U 1TeYR5PSI39jTivUmaBPLI+PHgsrlIbkZLsqVfSI2cHDUMle5q11IJSq6Y6fCuHUsGBl 12SA== X-Gm-Message-State: AFuF++kc5H/4W7lnh87bMUWFa5/v1TKhB+IOycvaRjfwxDnDilufST+b 6Sci+vJ3FrDKxaGfghsZ+XxpStYsw8RIS99qNZquIKV/NUuFjLE9D4B5 X-Gm-Gg: AYBFou03UGgpFOi5ojA+xyRvbtULrwfExTvzeAvkn4MamwqIinpfgxdw8OhsoLfIuCK 7UjEmgIS4UKurdRluR6RdII7LdS6CkxitDu3DTmDVgTIpNQrre7B96q7BLVJtABtiBA1Eige0Ff qG14TdBEuB/iSt6XOeEBiC+gOuiW3KTqQDytI3VJIYz90knoPycpfYsaXVsaKpQfOVy3zLI92Mz 3UhLqMqXr/EKvA4H4VTs6jaP7xQZhG+LtYZYCT546l7g7xpugzS/xBo+eK2JRKmLvJOOLOt/nmi voPihKAWVIjzefamjhGGmqiXo3RmVsfmOaezf5e9jgz1ufob0kFmjPG3ND25e7zpqoWDNg22YLE +Y2xfClAP2ehcPfLpfmMAoZ8KTOP3/ZDl0nwzVMuEboGdUuWwGUxWfKZypQrVPLj17POeHlwW9i l4ctCDUloorqAgsVvtBy6RogA9iv3IgEl2Pa1c7ues4L0cwd4ydsXIoir08d8t9nrlYFfMRwMht ci490qHIEjS+YF5BompCQ== X-Received: by 2002:a17:90b:2703:b0:381:bcfb:e710 with SMTP id 98e67ed59e1d1-39e1e4b2c56mr4218286a91.3.1789564378929; Wed, 16 Sep 2026 06:12:58 -0700 (PDT) Received: from [10.107.92.252] ([2409:40c2:5413:87f7:9fa7:eb18:a8e7:30a7]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-33bf5aa1194sm9422972eec.14.2026.09.16.06.12.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 06:12:58 -0700 (PDT) From: Bhargav Joshi Date: Wed, 16 Sep 2026 18:41:26 +0530 Subject: [PATCH v2 1/4] dt-bindings: mfd: ti,tps65910: Add wakeup-source and GPIO hogs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260916-ti-tps6586x-v2-1-f12cfdfb446c@gmail.com> References: <20260916-ti-tps6586x-v2-0-f12cfdfb446c@gmail.com> In-Reply-To: <20260916-ti-tps6586x-v2-0-f12cfdfb446c@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Lee Jones , Shree Ramamoorthy , Thierry Reding , Jonathan Hunter , Dmitry Osipenko , Svyatoslav Ryhel , Laxman Dewangan Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, mfd@lists.linux.dev, Thierry Reding , linux-tegra@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789564321; l=1169; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=o+kUdx6oM4YKDVkr1OH5tjWm5SLV6fOsv8ZE8kTFeXU=; b=tpEvH9KHIwfTAC1OsUi5VlGNptqy0s24Wwu1XzlMVjI2obaXalmbeok/qLK/BloCX1pzhu24l n4BFew6fQmaDo3lR3iaTnzSxj6vIqAmT7b7+Sj4GzU/TxtejoEVXMtr X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Device tree validation throws warnings for the TPS65911 PMIC on Tegra boards because wakeup-source and GPIO hog nodes are not documented in the schema, even though the hardware supports them. Add wakeup-source property and allow child nodes that match the "-hog" pattern. Signed-off-by: Bhargav Joshi Reviewed-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/mfd/ti,tps65910.yaml | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml b/Docum= entation/devicetree/bindings/mfd/ti,tps65910.yaml index f1a76f88fc0c..caff9dc0b2bb 100644 --- a/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml +++ b/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml @@ -37,6 +37,8 @@ properties: =20 interrupt-controller: true =20 + wakeup-source: true + '#interrupt-cells': description: Specifies the IRQ number and flags const: 2 @@ -163,6 +165,12 @@ patternProperties: vcc7-supply: VRTC input. vccio-supply: VIO input. =20 + "^.+-hog$": + type: object + + required: + - gpio-hog + required: - compatible - reg --=20 2.55.0 From nobody Fri Sep 25 05:30:00 2026 Received: from mail-pz2-f12.google.com (mail-pz2-f12.google.com [74.125.228.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CD9094F4730 for ; Wed, 16 Sep 2026 13:13:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.228.12 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789564409; cv=none; b=UMxIi1WiCiyOQd5aRlYIqyi2BPsj1bFbGsdrmm2ZutgoxnYbcttum4kDzfMTdDtCTwZIuzd+GCgsYnr166id5gBkerWUyT9dgg39RnwVbAQf4WEC67VI2wu60ku2MJEHgAgwTTpf5f5JnjC4Rg9xZGXGvJgzze+0Mq1f1s+V0KY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789564409; c=relaxed/simple; bh=aHPHyLZqMZcJhOAzQJstjzYjyL4IWgz2sZBsyH3+fu0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=L2e6CVf18Tsp6XdjQ3+j2CIQJzmAKbDbAjMoIV7Rot6L8zr3B7onN9dOOeSrRGi0uIpQPrdifkQ986jibJ7cLZeReJNd2aX8MCzXcKS8oApA11+aYagNVg5pBZHNzrNVm7lfc1A4x6N/MZoVr0MP9JBQY4s2CGBanvNodZWjY2I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Sh7cnkW/; arc=none smtp.client-ip=74.125.228.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Sh7cnkW/" Received: by mail-pz2-f12.google.com with SMTP id 41be03b00d2f7-cc1ab16a9adso76945a12.0 for ; Wed, 16 Sep 2026 06:13:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789564407; x=1790169207; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=dzUOoJ26Q4wpXLMeAMsRdvt/sheLzu215cuCrI0jbd0=; b=Sh7cnkW/R5aMNww4funAQvaqvz3zTv4Blsds5Ph4JjJbV5TCJaqNdX8J+j21O+q96b vC8hhkdJStraBDw+qS1IRmfWV80F+g7pXEbeWrBV2dI55tSQqyLlDkZ+QzLM6IMUx6wD agATGiHoUiT4t8JqvJjZxocBIdRiX2BG/LTEgtmAv6jonVfqUceDYCmzpOq1G8I5c8bT 6wxgSZLtYN/Uw2FMtv+X5IutchxuuP9Vb9aCF5/mk8Z79HnsDULkrSVwmdlvQ5bm5siH W2aAKFAQPleocQnbdh0fjgFptAMoKRTuKokBYNdTywxz6VUAh1hlr3RRTMw5ciXPBKSe m2Lw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789564407; x=1790169207; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=dzUOoJ26Q4wpXLMeAMsRdvt/sheLzu215cuCrI0jbd0=; b=Zi+XCM3VRCn/tXhnmadneKohoKB93wgd/OWTr6ntYrIdzjrVdmpfKq0A5eVDWt8Fip QGA217fEri4+G3X3p3OJU4UgAfKNaRbXL5LFlindN1xwoHafFYmCuGjjt8S8W0w3xASY Eof95B0xv6AGCHrK1w+t3xlt1eMvPZWfu0Uxjly5ZGmD6+6JPX+BxzUNELeHS1glq8AY 0SVC5a9OPYRdzPiFGBqgrXaD1S3VBd8dQ0MpxCaGrV0iUAOKxM5v/RSVR2kxEQwTkQ8Y +ab7qlCIpM6uicLFvqgeHAA2tcobqBGXx6foczJ9CDRgxNlgkVLu3L8mOQcLlKsVXl9A Y/3Q== X-Gm-Message-State: AFuF++nMuFTSiNqvtVU4mBQS2CBATLQlB/uhjoNj4N+7g1LFfu/cMmIv tVHp2x8zbMVRdaerPNLzxAZjnsQE5njrA660Pnix941GjOhui/pqz8to X-Gm-Gg: AYBFou34KPDlYZcJur7GgQnI8JTsPlBE9KU3ceoZKwF9xXpEnXyD8pBjPVYaWyIq3P7 sD6a+L0lkhiPpOl9pjSbLMXst1lsHdpE44aE4PJpv34ITSj6X04W0UCGUOefWnlLnV/jSGIIbpH 79uXFtn0z4G7DKKdLbZQkSJjuTqI9g6sh7rp4gn9O0pJS8QyjTCZI5t4gRiftbdYcbHGoEbbsUy OyGOeaVgOXmSqXLeaiKneKX3/SSNqZIDBL1lLnC2hrAO3BOs4R9/UYFUJrqD1nSzUFiRSAeFRzB 6WNw5+tvwWwNpRRuH4yNFygCzqHqbWPfa4HA0WMYQ6W/NHX4E5J8lnn/AwHEY70z1NXTVLaF6ZZ arY76f3YUTVoo/Wj3ahr4fCtiu4xAosKVRmZULur+uza8tTpZbijOjNouc/08FtwGsB1JQiotx9 Gn9tIDy9FvciCeyzdFfrR71ZjtCdf/AfHvqPRfq6ouDarCvFda3B2tXNz2bC9Fg+kz9XCYXET5x Zr71WD/+k0= X-Received: by 2002:a17:90b:4b88:b0:39e:24fa:eb0 with SMTP id 98e67ed59e1d1-39e24fa1fdemr2789608a91.2.1789564406661; Wed, 16 Sep 2026 06:13:26 -0700 (PDT) Received: from [10.107.92.252] ([2409:40c2:5413:87f7:9fa7:eb18:a8e7:30a7]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-33bf5aa1194sm9422972eec.14.2026.09.16.06.12.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 06:13:26 -0700 (PDT) From: Bhargav Joshi Date: Wed, 16 Sep 2026 18:41:27 +0530 Subject: [PATCH v2 2/4] regulator: dt-bindings: nvidia,tegra-regulators-coupling: Convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260916-ti-tps6586x-v2-2-f12cfdfb446c@gmail.com> References: <20260916-ti-tps6586x-v2-0-f12cfdfb446c@gmail.com> In-Reply-To: <20260916-ti-tps6586x-v2-0-f12cfdfb446c@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Lee Jones , Shree Ramamoorthy , Thierry Reding , Jonathan Hunter , Dmitry Osipenko , Svyatoslav Ryhel , Laxman Dewangan Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, mfd@lists.linux.dev, Thierry Reding , linux-tegra@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789564321; l=6082; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=aHPHyLZqMZcJhOAzQJstjzYjyL4IWgz2sZBsyH3+fu0=; b=Zyn9uuqtMLE6P6V/CbvuW8eCHKeuxp+3aE/AhaNrteVq2K3hGIsuOnJHvAezB0hEfVWZL5/8a oMfrd1j9AAOCwNTYfFd4qGnIlYgOZMf7onSipoYbow5/MWA8F824x3c X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Convert NVIDIA Tegra Regulators Coupling from legacy text to DT schema. Set additionalProperties true as this is shared schema. Signed-off-by: Bhargav Joshi --- .../regulator/nvidia,tegra-regulators-coupling.txt | 65 ------------------ .../nvidia,tegra-regulators-coupling.yaml | 76 ++++++++++++++++++= ++++ 2 files changed, 76 insertions(+), 65 deletions(-) diff --git a/Documentation/devicetree/bindings/regulator/nvidia,tegra-regul= ators-coupling.txt b/Documentation/devicetree/bindings/regulator/nvidia,teg= ra-regulators-coupling.txt deleted file mode 100644 index 4bf2dbf7c6cc..000000000000 --- a/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-c= oupling.txt +++ /dev/null @@ -1,65 +0,0 @@ -NVIDIA Tegra Regulators Coupling -=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D - -NVIDIA Tegra SoC's have a mandatory voltage-coupling between regulators. -Thus on Tegra20 there are 3 coupled regulators and on NVIDIA Tegra30 -there are 2. - -Tegra20 voltage coupling ------------------------- - -On Tegra20 SoC's there are 3 coupled regulators: CORE, RTC and CPU. -The CORE and RTC voltages shall be in a range of 170mV from each other -and they both shall be higher than the CPU voltage by at least 120mV. - -Tegra30 voltage coupling ------------------------- - -On Tegra30 SoC's there are 2 coupled regulators: CORE and CPU. The CORE -and CPU voltages shall be in a range of 300mV from each other and CORE -voltage shall be higher than the CPU by N mV, where N depends on the CPU -voltage. - -Required properties: -- nvidia,tegra-core-regulator: Boolean property that designates regulator - as the "Core domain" voltage regulator. -- nvidia,tegra-rtc-regulator: Boolean property that designates regulator - as the "RTC domain" voltage regulator. -- nvidia,tegra-cpu-regulator: Boolean property that designates regulator - as the "CPU domain" voltage regulator. - -Example: - - pmic { - regulators { - core_vdd_reg: core { - regulator-name =3D "vdd_core"; - regulator-min-microvolt =3D <950000>; - regulator-max-microvolt =3D <1300000>; - regulator-coupled-with =3D <&rtc_vdd_reg &cpu_vdd_reg>; - regulator-coupled-max-spread =3D <170000 550000>; - - nvidia,tegra-core-regulator; - }; - - rtc_vdd_reg: rtc { - regulator-name =3D "vdd_rtc"; - regulator-min-microvolt =3D <950000>; - regulator-max-microvolt =3D <1300000>; - regulator-coupled-with =3D <&core_vdd_reg &cpu_vdd_reg>; - regulator-coupled-max-spread =3D <170000 550000>; - - nvidia,tegra-rtc-regulator; - }; - - cpu_vdd_reg: cpu { - regulator-name =3D "vdd_cpu"; - regulator-min-microvolt =3D <750000>; - regulator-max-microvolt =3D <1125000>; - regulator-coupled-with =3D <&core_vdd_reg &rtc_vdd_reg>; - regulator-coupled-max-spread =3D <550000 550000>; - - nvidia,tegra-cpu-regulator; - }; - }; - }; diff --git a/Documentation/devicetree/bindings/regulator/nvidia,tegra-regul= ators-coupling.yaml b/Documentation/devicetree/bindings/regulator/nvidia,te= gra-regulators-coupling.yaml new file mode 100644 index 000000000000..248cc98b6af1 --- /dev/null +++ b/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-c= oupling.yaml @@ -0,0 +1,76 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/regulator/nvidia,tegra-regulators-coupl= ing.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NVIDIA Tegra Regulators Coupling + +description: + NVIDIA Tegra SoC's have a mandatory voltage-coupling between regulators.= Thus + on Tegra20 there are 3 coupled regulators and on NVIDIA Tegra30 there ar= e 2. + + Tegra20 voltage coupling On Tegra20 SoC's - there are 3 coupled + regulators:CORE, RTC and CPU. The CORE and RTC voltages shall be in a ra= nge + of 170mV from each other and they both shall be higher than the CPU volt= age + by at least 120mV. + + Tegra30 voltage coupling On Tegra30 SoC's - there are 2 coupled + regulators:CORE and CPU. The CORE and CPU voltages shall be in a range of + 300mV from each other and CORE voltage shall be higher than the CPU by N= mV, + where N depends on the CPU voltage. + +maintainers: + - Dmitry Osipenko + - Thierry Reding + +properties: + nvidia,tegra-core-regulator: + description: designates regulator as the "Core domain" voltage regulat= or. + type: boolean + + nvidia,tegra-rtc-regulator: + description: designates regulator as the "RTC domain" voltage regulato= r. + type: boolean + + nvidia,tegra-cpu-regulator: + description: designates regulator as the "CPU domain" voltage regulato= r. + type: boolean + +additionalProperties: true + +examples: + - | + pmic { + regulators { + core_vdd_reg: core { + regulator-name =3D "vdd_core"; + regulator-min-microvolt =3D <950000>; + regulator-max-microvolt =3D <1300000>; + regulator-coupled-with =3D <&rtc_vdd_reg &cpu_vdd_reg>; + regulator-coupled-max-spread =3D <170000 550000>; + + nvidia,tegra-core-regulator; + }; + + rtc_vdd_reg: rtc { + regulator-name =3D "vdd_rtc"; + regulator-min-microvolt =3D <950000>; + regulator-max-microvolt =3D <1300000>; + regulator-coupled-with =3D <&core_vdd_reg &cpu_vdd_reg>; + regulator-coupled-max-spread =3D <170000 550000>; + + nvidia,tegra-rtc-regulator; + }; + + cpu_vdd_reg: cpu { + regulator-name =3D "vdd_cpu"; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <1125000>; + regulator-coupled-with =3D <&core_vdd_reg &rtc_vdd_reg>; + regulator-coupled-max-spread =3D <550000 550000>; + + nvidia,tegra-cpu-regulator; + }; + }; + }; --=20 2.55.0 From nobody Fri Sep 25 05:30:00 2026 Received: from mail-pz2-f12.google.com (mail-pz2-f12.google.com [74.125.228.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5238F4F55AB for ; Wed, 16 Sep 2026 13:13:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.228.12 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789564429; cv=none; b=toYzDXDItnZ2q03sIPhQzaGAUzZLX5A7qL2gnIPo6wfB1xwhEI6PB5lZwe29cC/uUgVjVX9s/qe69Y1uaF2RyBvgy7vRPMPGNlf89J3DsbMrpkACENN1FYV0UHGTKWA6f3YpC3b2vHaV8O+qovd4JZcR6HNu2zX4QpLi7FCrFWA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789564429; c=relaxed/simple; bh=ITEH47kZLzhgpz+XPj8tLDQWf3P/3eMNHuqVkVzkFOg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jxIKUSFH2GTrzCC5ZayHrbI2J50iDI3GyH/nENEkcFUHcUrD8xNnYyl2jSL/nRLYzj9x0qMWXX4MyxVqkCl/ILNlZTKlIeHOaFwZjfKULD91HzilKmHwFabuKJhhu4az8NmEW1rNYF+AIKWppnrRBUvELlnf0Yh8kTtZ0AmTwP4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=aEmNKKK4; arc=none smtp.client-ip=74.125.228.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="aEmNKKK4" Received: by mail-pz2-f12.google.com with SMTP id 41be03b00d2f7-cc1ab17a810so70991a12.0 for ; Wed, 16 Sep 2026 06:13:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789564426; x=1790169226; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=OTowUO34akYDMoKwYg6M5YQFPaJFFtTDHdbH85GqPmo=; b=aEmNKKK49AjS4qWGFth8nCO/0rLL0zwMgzVQ7R/Cdrxv0ejtrz0svyB7yxlJ4UzokT KE2M1Z6ZXwghhjV0aM8HO956KBPLOGtr8sVjxg6HLSqYBZRCMyKoBd3mg57f/Voz6GOu 708bDtMrupCyWjl7Wkcz9TaO4ejpIskBXejKR2J2oYKVnOCdgLKUNcM8WKIala9qfTyR uAa59FJdVQ6IBUMf8eOqmFmod7uVWpf90xz//opMbmPZa6rN92llo2PWI27WckvqColM kxKNLISTf6iZW8EsHBvYpG5iyeDTOB7odVumjLENq18I57bHswSlsHPrFDBURiwIkvtN Wx7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789564426; x=1790169226; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=OTowUO34akYDMoKwYg6M5YQFPaJFFtTDHdbH85GqPmo=; b=s/4sVFcPSbb1FI4+FYI5gtpErgLMdHUYF12+sSNxzO5mQwetNgks+dfJKKDb9/JXtz AmTnFNzxdiO5LOpSTtVUT6fEeUsiugDkBfOM3HsNsD62FyjY6ZR+EBJbWvhtqzQ/L7JF BM4OUDFiGcJyxQsKeVgxLwKj6Xgx4rGQpgImXacGKasPHvymqwTX4sjqCji6Tszt4Ozd vJeAC8XGJ7K6zSq7+h9B6asmXILLVOHeXh+zmlHfsF1epx4SwaNqbke5XQP5ALPCaUJ7 IcfUYOL+MBC5M3aHWfa8mnI8RdQveR8mAXSSA3eR1syPTzPJylAiF/rtQrdgEQVr2v+s ECSg== X-Gm-Message-State: AFuF++mhWfUDRKdLdEj0+j4wx+lSG48tCH8iJJ1GbGMfM7IkWUNil4i8 +5u/cF4LnrF6jY77eFSSMXqueoEYvmK0Y7A9LYCbgGV7lRZqhJ+fXkRU X-Gm-Gg: AYBFou3EdMNhLS1sASTcfw7Qd3vwsitgUPrB5r8kd9Zcv96bKkY8IDsZMvz9MdqRyQW WYRKYInGXXXxWPLT+rv/8LLgMmFT9dpDHLWEPlRituPc+iavQ9Dh+rsc//Ey0Twon2vxuamWqUa 2RrNv+mB1t/3p/T7Q0PzKdJ3P7oL8/0UoSCfjlA+RXj0XdoRScL34OGF4gWVOJEMPUlTzKLL48U 847CTKrR8L68u5Od9oyJ6IYrkJIBcQC3tVHbWJRembVREy/nFulcCHv7Eu2/hH4INtjSnnOXqjk 0VZXFnSzO9BiIrii1kodw+6lkYJ2Mtk+Ilv3z5JT6moA2+briQUiqkwlbdzKouY7rIlM/wp/N9k orpnTI7EsqLQnaIYFYaz26V1k6+2lkaHImNOvdH7cRuc8323/f2FMUvnIy8Nx1c0etqwiUMCYkr ITvcZne8iLzJvWeh1BYjI+5IkiluZMWnvt7MnBK2VhpSbl/0kA/4rIvFBhV3BCm2kt2Z/6LADEg r2hshctOuk= X-Received: by 2002:a17:90a:d444:b0:39d:fcef:e241 with SMTP id 98e67ed59e1d1-39e1e2e2daemr4310853a91.2.1789564426450; Wed, 16 Sep 2026 06:13:46 -0700 (PDT) Received: from [10.107.92.252] ([2409:40c2:5413:87f7:9fa7:eb18:a8e7:30a7]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-33bf5aa1194sm9422972eec.14.2026.09.16.06.13.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 06:13:45 -0700 (PDT) From: Bhargav Joshi Date: Wed, 16 Sep 2026 18:41:28 +0530 Subject: [PATCH v2 3/4] regulator: dt-bindings: Reference Tegra regulator coupling schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260916-ti-tps6586x-v2-3-f12cfdfb446c@gmail.com> References: <20260916-ti-tps6586x-v2-0-f12cfdfb446c@gmail.com> In-Reply-To: <20260916-ti-tps6586x-v2-0-f12cfdfb446c@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Lee Jones , Shree Ramamoorthy , Thierry Reding , Jonathan Hunter , Dmitry Osipenko , Svyatoslav Ryhel , Laxman Dewangan Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, mfd@lists.linux.dev, Thierry Reding , linux-tegra@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789564321; l=3261; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=ITEH47kZLzhgpz+XPj8tLDQWf3P/3eMNHuqVkVzkFOg=; b=H8QfJexEcJgwy5BT8ZgCZ5oHcOwyw0O8OB0qGHVYkBjj6C/SmmHUGP8t8eE+H1sRxnAMoYfzQ nq0VNU85OtmCwS7zz1Nt7OJDka9x8ryCzUv66RONJEg63oB0tXJZwQJ X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Several PMICs used on Tegra boards TPS65910, TPS62360, and MAX77620 use Tegra-specific regulator coupling properties. Update their dt bindings to reference the shared nvidia,tegra-regulators-coupling.yaml schema. Signed-off-by: Bhargav Joshi Reviewed-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/mfd/ti,tps65910.yaml | 12 ++++++++= +--- .../bindings/regulator/maxim,max77620-regulator.yaml | 5 ++++- Documentation/devicetree/bindings/regulator/ti,tps62360.yaml | 1 + 3 files changed, 14 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml b/Docum= entation/devicetree/bindings/mfd/ti,tps65910.yaml index caff9dc0b2bb..798d27099401 100644 --- a/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml +++ b/Documentation/devicetree/bindings/mfd/ti,tps65910.yaml @@ -99,7 +99,9 @@ properties: patternProperties: "^(vrtc|vio|vpll|vdac|vmmc|vbb|vddctrl)$": type: object - $ref: /schemas/regulator/regulator.yaml# + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# properties: ti,regulator-ext-sleep-control: description: | @@ -112,7 +114,9 @@ properties: =20 "^(vdd[1-3]|vaux([1-2]|33)|vdig[1-2])$": type: object - $ref: /schemas/regulator/regulator.yaml# + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# properties: ti,regulator-ext-sleep-control: description: | @@ -125,7 +129,9 @@ properties: =20 "^ldo[1-8]$": type: object - $ref: /schemas/regulator/regulator.yaml# + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# properties: ti,regulator-ext-sleep-control: description: | diff --git a/Documentation/devicetree/bindings/regulator/maxim,max77620-reg= ulator.yaml b/Documentation/devicetree/bindings/regulator/maxim,max77620-re= gulator.yaml index 7118c34961ba..67fbe7d6dc1c 100644 --- a/Documentation/devicetree/bindings/regulator/maxim,max77620-regulator.= yaml +++ b/Documentation/devicetree/bindings/regulator/maxim,max77620-regulator.= yaml @@ -22,7 +22,10 @@ patternProperties: =20 "^(sd[0-3]|ldo[0-8])$": type: object - $ref: /schemas/regulator/regulator.yaml# + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# + unevaluatedProperties: false =20 properties: diff --git a/Documentation/devicetree/bindings/regulator/ti,tps62360.yaml b= /Documentation/devicetree/bindings/regulator/ti,tps62360.yaml index 90c39275c150..6768fc6ea0d3 100644 --- a/Documentation/devicetree/bindings/regulator/ti,tps62360.yaml +++ b/Documentation/devicetree/bindings/regulator/ti,tps62360.yaml @@ -20,6 +20,7 @@ description: | =20 allOf: - $ref: regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# =20 properties: compatible: --=20 2.55.0 From nobody Fri Sep 25 05:30:00 2026 Received: from mail-pz2-f12.google.com (mail-pz2-f12.google.com [74.125.228.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 063994F55D0 for ; Wed, 16 Sep 2026 13:14:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.228.12 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789564448; cv=none; b=rCBYwL4zA1RqnPmTYZZxjnugpe22Dan+HBLUHeOtC64tOUNGvAeAdMVbpQpvvZzvyQjwqwh9VUsAJt/JnhKp2VgnIaqL0a9jp8j7lpY20+d0F3kJYoS1Z14bvdlP2XcvyJ9WCedKWFgXxzGqylxVOg723atsaBuCmUcZ4bXMT6I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789564448; c=relaxed/simple; bh=Co/FuuwQTAJHp+zfOvsnW4jKaJGU3w7YpCQXjFi9wF8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QuIX4DasKxlDRlly6MMfC4PzENh0+D3Fa6rFn4Pvy2U8mX1KqFQB8ccnzSFP78qZFV2ZIP2kLnFrtLklsKBz2KlpKioZRlEH0uaZ9veqMcpD/PCgityhLMC8OIsygXqR0lEIyFQBDVmvjcto2NmWzkuyO2qTlDLPWQdmvkThMoY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=WuOrxGUp; arc=none smtp.client-ip=74.125.228.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="WuOrxGUp" Received: by mail-pz2-f12.google.com with SMTP id d2e1a72fcca58-85368f1d484so120559b3a.1 for ; Wed, 16 Sep 2026 06:14:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789564446; x=1790169246; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=IvH662dOnIBtA8vIbuF/kJDS4lP+vMorwMZVPkvKzh8=; b=WuOrxGUpLMZbLSt+nVIMdWzjdJoEdzM5Fy2RMju81M0JpquoVMkpuHpQmaLSC884vN jPe8TZaGfzgU03aoitlRcHUzastGRfS2DqM0VPsA5FkxiObpTR0R5cocGGXNrkOPel3u siuVmJNte5w+I/mMteJ6SS2iFjzVE0AazrrrtqDXVocQjp8+7HM+4RsaUFfI/eLlg9db 1SJPqMyAcoe6z9ZR9hactHlfg2mPt1A6NWxDp4MdThf2RKm1SY/qyFaRAHeajkuAE2uO 8zxPN5J1cv80NeYy0oxMbwihC1QhqYdfnYt+IQg/suwWnSTna/gh3+Xtivm1Wht+hvsS 2mdQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789564446; x=1790169246; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=IvH662dOnIBtA8vIbuF/kJDS4lP+vMorwMZVPkvKzh8=; b=xSfNS4wid9xd9bbDLDGcaTlnO04ny7sRFp0SXTiEH0H53k3KgBu6IeyGcsuc9ZaRO/ CSDIzmvgMmIQUA+V1zHXtBF2qUmwB0yyckHL4b+2mUyGdHurMoKhPV5T7Vmr93Hye0b8 9p/wHqvdeZGRE1zbQSpFBY5L62u6zivk/Hf9W+XcbCWFls0UlEeZCYHs6vPU3F/MABo4 yyMgFXEdYnz8mKSxXeW6eYdrFYBJSEaizY2CArVODiGGdLwzML+Umchln4fMt9eH0jfJ IEGPErMMCTid+UBaziU42MfBxfX6Evj9Z1OeqTCGQRZLDu2//uARJYTLTtAxFQhzVwda KABA== X-Gm-Message-State: AFuF++moPUuj+Wgey5E5yvOQexv2t55W9QPfqBI22uGlkOedKIvebsM6 u74kpJxfCYwqs1ZGcT6chzJD7K/3W86EJTCuqXG/AUf20cGbsxo42G0p X-Gm-Gg: AYBFou3Z6pt3p8Y3YkKQ5cOJbbb32WT7Xbmuj9qoufEpsm/A5J8AUthrTRtQyBMuuHF +EV6x8VYlScfbi4IOxJVGY8Yq7j+PcnNN8psUScnHqxaOmrIqDd/EiwGUjNbE6ZCLVgkKOkLM16 F+hD40j0dp9BrS4Gn4Pa9JGhdRBuVllr6o9Htbai7EALK3736soM5GFYvow0fJ1rH+SU9PtPH+5 HRZMVXOuj13mReIrq9Yi6pXag/UtY285WjrWFA2AKNSCQ2H2lpbgtEPSzGU0703LW6Rpl7qqL/W IYS/LFP/PO0yE/lE/Cfa98b8bWcqW1jEW//CYdZ+fCHrl7GmQ+Hp5gpEyZ46+WtQvh+q5NT9wxE 3H5uxALqKWaEBgstFHV21TH9GLBnAmvYxmhae2JZg3tCCnYujUuL8EBCNIrYviv2QMvlsR95l/A 3weDoa3P/e5aLXC+skGTObB58JbgmAFXMHnJC0+BiSjM+enbZI8haoWRPi9Mw+4yA1ZgP86V+vw Rr60qR8aOLLoBANCpGK9A== X-Received: by 2002:a17:90b:4c49:b0:39b:3510:4af7 with SMTP id 98e67ed59e1d1-39e1e2655f1mr4104606a91.1.1789564446036; Wed, 16 Sep 2026 06:14:06 -0700 (PDT) Received: from [10.107.92.252] ([2409:40c2:5413:87f7:9fa7:eb18:a8e7:30a7]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-33bf5aa1194sm9422972eec.14.2026.09.16.06.13.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 06:14:05 -0700 (PDT) From: Bhargav Joshi Date: Wed, 16 Sep 2026 18:41:29 +0530 Subject: [PATCH v2 4/4] regulator: dt-bindings: ti,tps6586x: Convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260916-ti-tps6586x-v2-4-f12cfdfb446c@gmail.com> References: <20260916-ti-tps6586x-v2-0-f12cfdfb446c@gmail.com> In-Reply-To: <20260916-ti-tps6586x-v2-0-f12cfdfb446c@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Lee Jones , Shree Ramamoorthy , Thierry Reding , Jonathan Hunter , Dmitry Osipenko , Svyatoslav Ryhel , Laxman Dewangan Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, mfd@lists.linux.dev, Thierry Reding , linux-tegra@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789564321; l=10374; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=Co/FuuwQTAJHp+zfOvsnW4jKaJGU3w7YpCQXjFi9wF8=; b=trvJkb/BTxF/UoaOp+8twTlQVAKaroMcYVW3hMh74EPDUNt2Qi0Qtn6iIRknGMy6Gud95wz0a 33kUASyJ65wAuvX/Qo9Bm6ugnAwIx2X6dFV7J6hLVDpa/bJHrlURWlj X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Convert Texas Instruments tps6586x regulator binding from text to DT schema. Reference to nvidia,tegra-regulators-coupling in child regulator nodes. Signed-off-by: Bhargav Joshi Reviewed-by: Rob Herring (Arm) --- .../devicetree/bindings/regulator/ti,tps6586x.yaml | 196 +++++++++++++++++= ++++ .../devicetree/bindings/regulator/tps6586x.txt | 135 -------------- 2 files changed, 196 insertions(+), 135 deletions(-) diff --git a/Documentation/devicetree/bindings/regulator/ti,tps6586x.yaml b= /Documentation/devicetree/bindings/regulator/ti,tps6586x.yaml new file mode 100644 index 000000000000..1f7c7b35066f --- /dev/null +++ b/Documentation/devicetree/bindings/regulator/ti,tps6586x.yaml @@ -0,0 +1,196 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/regulator/ti,tps6586x.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI TPS6586x family of regulators + +maintainers: + - Thierry Reding + +properties: + compatible: + const: ti,tps6586x + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + "#gpio-cells": + const: 2 + + gpio-controller: true + + sys-supply: + description: The input supply for SYS. + + ti,system-power-controller: + type: boolean + description: + Whether or not this PMIC is controlling the system power. + + regulators: + type: object + additionalProperties: false + description: + list of regulators provided by this controller, LDO5 and LDO_RTC is + supplied by SYS regulator internally and driver take care of making + proper parent child relationship. + + properties: + sys: + type: object + $ref: regulator.yaml# + unevaluatedProperties: false + + patternProperties: + "^ldo([0-9]|_rtc)$": + type: object + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# + unevaluatedProperties: false + + "^sm[0-2]$": + type: object + allOf: + - $ref: /schemas/regulator/regulator.yaml# + - $ref: /schemas/regulator/nvidia,tegra-regulators-coupling.yaml# + unevaluatedProperties: false + +patternProperties: + "^vin-sm[0-2]-supply$": + description: The input supply for the corresponding SM (SM0, SM1, or S= M2). + + "^vinldo(01|23|4|678|9)-supply$": + description: The input supply for the corresponding LDO or group of LD= Os. + +required: + - compatible + - reg + - interrupts + - regulators + - "#gpio-cells" + - gpio-controller + - sys-supply + - vin-sm0-supply + - vin-sm1-supply + - vin-sm2-supply + - vinldo01-supply + - vinldo23-supply + - vinldo4-supply + - vinldo678-supply + - vinldo9-supply + +additionalProperties: false + +examples: + - | + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmic@34 { + compatible =3D "ti,tps6586x"; + reg =3D <0x34>; + interrupts =3D <0 88 0x4>; + + #gpio-cells =3D <2>; + gpio-controller; + + ti,system-power-controller; + + sys-supply =3D <&vdd_5v0_sys>; + vin-sm0-supply =3D <&sys_reg>; + vin-sm1-supply =3D <&sys_reg>; + vin-sm2-supply =3D <&sys_reg>; + vinldo01-supply =3D <&sm2_reg>; + vinldo23-supply =3D <&sm2_reg>; + vinldo4-supply =3D <&sm2_reg>; + vinldo678-supply =3D <&sm2_reg>; + vinldo9-supply =3D <&sm2_reg>; + + regulators { + sys { + regulator-name =3D "vdd_sys"; + regulator-boot-on; + regulator-always-on; + }; + + sm0 { + regulator-min-microvolt =3D < 725000>; + regulator-max-microvolt =3D <1500000>; + regulator-boot-on; + regulator-always-on; + }; + + sm1 { + regulator-min-microvolt =3D < 725000>; + regulator-max-microvolt =3D <1500000>; + regulator-boot-on; + regulator-always-on; + }; + + sm2 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <4550000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo0 { + regulator-name =3D "PCIE CLK"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo1 { + regulator-min-microvolt =3D < 725000>; + regulator-max-microvolt =3D <1500000>; + }; + + ldo2 { + regulator-min-microvolt =3D < 725000>; + regulator-max-microvolt =3D <1500000>; + }; + + ldo3 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo4 { + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <2475000>; + }; + + ldo5 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo6 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo7 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo8 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + + ldo9 { + regulator-min-microvolt =3D <1250000>; + regulator-max-microvolt =3D <3300000>; + }; + }; + }; + }; diff --git a/Documentation/devicetree/bindings/regulator/tps6586x.txt b/Doc= umentation/devicetree/bindings/regulator/tps6586x.txt deleted file mode 100644 index 8b40cac24d93..000000000000 --- a/Documentation/devicetree/bindings/regulator/tps6586x.txt +++ /dev/null @@ -1,135 +0,0 @@ -TPS6586x family of regulators - -Required properties: -- compatible: "ti,tps6586x" -- reg: I2C slave address -- interrupts: the interrupt outputs of the controller -- #gpio-cells: number of cells to describe a GPIO -- gpio-controller: mark the device as a GPIO controller -- regulators: A node that houses a sub-node for each regulator within the - device. Each sub-node is identified using the node's name (or the deprec= ated - regulator-compatible property if present), with valid values listed belo= w. - The content of each sub-node is defined by the standard binding for - regulators; see regulator.txt. - sys, sm[0-2], ldo[0-9] and ldo_rtc -- sys-supply: The input supply for SYS. -- vin-sm0-supply: The input supply for the SM0. -- vin-sm1-supply: The input supply for the SM1. -- vin-sm2-supply: The input supply for the SM2. -- vinldo01-supply: The input supply for the LDO1 and LDO2 -- vinldo23-supply: The input supply for the LDO2 and LDO3 -- vinldo4-supply: The input supply for the LDO4 -- vinldo678-supply: The input supply for the LDO6, LDO7 and LDO8 -- vinldo9-supply: The input supply for the LDO9 - -Optional properties: -- ti,system-power-controller: Telling whether or not this pmic is controll= ing - the system power. - -Each regulator is defined using the standard binding for regulators. - -Note: LDO5 and LDO_RTC is supplied by SYS regulator internally and driver - take care of making proper parent child relationship. - -Example: - - pmu: tps6586x@34 { - compatible =3D "ti,tps6586x"; - reg =3D <0x34>; - interrupts =3D <0 88 0x4>; - - #gpio-cells =3D <2>; - gpio-controller; - - ti,system-power-controller; - - sys-supply =3D <&some_reg>; - vin-sm0-supply =3D <&some_reg>; - vin-sm1-supply =3D <&some_reg>; - vin-sm2-supply =3D <&some_reg>; - vinldo01-supply =3D <...>; - vinldo23-supply =3D <...>; - vinldo4-supply =3D <...>; - vinldo678-supply =3D <...>; - vinldo9-supply =3D <...>; - - regulators { - sys_reg: sys { - regulator-name =3D "vdd_sys"; - regulator-boot-on; - regulator-always-on; - }; - - sm0_reg: sm0 { - regulator-min-microvolt =3D < 725000>; - regulator-max-microvolt =3D <1500000>; - regulator-boot-on; - regulator-always-on; - }; - - sm1_reg: sm1 { - regulator-min-microvolt =3D < 725000>; - regulator-max-microvolt =3D <1500000>; - regulator-boot-on; - regulator-always-on; - }; - - sm2_reg: sm2 { - regulator-min-microvolt =3D <3000000>; - regulator-max-microvolt =3D <4550000>; - regulator-boot-on; - regulator-always-on; - }; - - ldo0_reg: ldo0 { - regulator-name =3D "PCIE CLK"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo1_reg: ldo1 { - regulator-min-microvolt =3D < 725000>; - regulator-max-microvolt =3D <1500000>; - }; - - ldo2_reg: ldo2 { - regulator-min-microvolt =3D < 725000>; - regulator-max-microvolt =3D <1500000>; - }; - - ldo3_reg: ldo3 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo4_reg: ldo4 { - regulator-min-microvolt =3D <1700000>; - regulator-max-microvolt =3D <2475000>; - }; - - ldo5_reg: ldo5 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo6_reg: ldo6 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo7_reg: ldo7 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo8_reg: ldo8 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - - ldo9_reg: ldo9 { - regulator-min-microvolt =3D <1250000>; - regulator-max-microvolt =3D <3300000>; - }; - }; - }; --=20 2.55.0