From nobody Fri Sep 25 06:00:32 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 913B049B20C for ; Wed, 16 Sep 2026 09:11:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789549912; cv=none; b=RgbXpNACnZcpDsNUR53dAawALSKYQAB69VJXhcUUxkzq/yXN07J2M+K+WlMKh2x7UdIEXLrgbpHYb3TvQlIhMJG5oGZnWidKbgCcoDr0q6sMNaLsXW7cKhQN+P9E9+d4KbaTZhzlWu9MSBO97ffeZi92ecFhtyIyBUAKTXZ1wzU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789549912; c=relaxed/simple; bh=Uzwi8xSvwV+st3vrdPsDXqrOcV6mG0RIQvYAVhIyWFQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AGWBg0SnOJEmstY2LkUEI/Rb9v+4+I2vtnE1JlLt7beWFiT7oO0MYpusmkS6eJbI6SZpeS5oJEaP4pFPjLgY9KDYoRb9P8Twtt5pRmHcwsLHiAan4g8R7OiQzaaAzvSPCN73aOwIcYpyk9ZZvocr+BiiLqxMqexnEujlufe6/UM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NZDhXaTY; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=SP2N5Zlb; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NZDhXaTY"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="SP2N5Zlb" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68G92ndT2122466 for ; Wed, 16 Sep 2026 09:11:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= OERyCDnzsffYggoKraDEa+SD+q9V0o2YI4UapHIR2AM=; b=NZDhXaTY+2WmVpOv kNS4YziDBedEz1uqhF5qTPCORoT3sjAKUzNdaRKSYWVuvgECZ9vyjnwbqv16bBPw mcgjY7/c8wvxwpkxmKkOwiVZ4S9LAkTxPybnvvq9EIOWxYQeKp7PfFt8CXsXue60 s/wNg6XInmloQXBcHOE6Gnzewlub6mACt6ckQtNCGShPE0wOAUppcJjyGUh7YiYG Ntj9sHE1eVIJ6HiMhUj8Pqj8NrdPtm/0lTDP29r3TQ97jIGSGxQbLK1erRB0Ggkv fyVzjsHHxDNN6doIoVJtOe6yPS43OOewk5PiXO1ZsCy3st6ms1Qj8lpu1NV8X66W u7DnXA== Received: from mail-oa1-f72.google.com (mail-oa1-f72.google.com [209.85.160.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gqkv7h6hc-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 16 Sep 2026 09:11:31 +0000 (GMT) Received: by mail-oa1-f72.google.com with SMTP id 586e51a60fabf-46dade0d7cdso5610934fac.1 for ; Wed, 16 Sep 2026 02:11:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1789549891; x=1790154691; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=OERyCDnzsffYggoKraDEa+SD+q9V0o2YI4UapHIR2AM=; b=SP2N5ZlbbO4UYeG9ZlVfwzDD45BPi0VlNRhDn6ZaciDMpeeIuKMbha7Bb/Kbh+0zbT Fgz6nSU1ivXqoMmH+IZSQwkMmW0TOrSrkedk2ukzQ4g8Kh920n6RkXM5fO6TI4upQ2bi 9uYwBetFeTd7mvsInYzmLu7OZ82D479aoFu8YzPtOxuc1cCAHoZp7PunqA3IijLu95zm +hxW6+sZ17dkpy2vL1YB7Mtq21sHzrsGX9FucEOdTWXWkv5N2mrf8DJHvJpx/YFcoeMJ WohxjAziT3y70NwikaUizFLEQlNB/R+68jogz5QB0xBMCRys9RoKNQYlBDD5YG++b5cq kgRg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789549891; x=1790154691; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=OERyCDnzsffYggoKraDEa+SD+q9V0o2YI4UapHIR2AM=; b=CUHLi7P9yKpo37zLcB4I+a2ZEcTLJXU2YO9NM23ey5MdORCFUY6fSSWru+WFlIuzNg hIzfCbrqd+a1sWWJ0xeyCcv3ES6HV/w7bhahte/+8AFhOIw2sbWFojRrZdqehmp7QqUc /09t7n/Y4zT7bAR/Dw8qfAQizDcO15bAbI1f6qnaghKHqLC01X+TfvvZHxWK01zciQ1N vmLTpXJ8xmi1gO0Ujdxq+oO/aQlpXKNuB/XuPvFcr+oR5MHFLwbgIPRCn4prB0W3BUp5 Z6xjYi7MzTcyepiGWzqL5g20kNDABEzec4N9Ii+TE7mLdDKqs7YOkSyPOydJKoJA2s27 gAlQ== X-Forwarded-Encrypted: i=1; AKwUvByNqJ3UEavmR77rx65WXv2kXP0rZAP65kDQTkLqgwlfUwPhGOGf2ACEaJ00ZLvwcnjgEV76/AH4wcUG4x8=@vger.kernel.org X-Gm-Message-State: AFuF++l7s8bQT82zyDRLPJsZcsiKrwdc+DnYpWvIR/r7mUVYobmQlB6N SFWPU42rTnvQU7BWaNIyCv4GiEbWKenpJMRUgxqin7DNx8PWlADqfidKxoGlSySPnje/8nGmk5C XYJnKjpFDuTVcx8De7CTxCDzwlPwdqZLn3DBf7C04gwWz2g4OYYuc6qMHE3nyB0bUZrA= X-Gm-Gg: AYBFou1R4zpc+ShqWSc1xWJOj6K8SappPDkDXktTqAJWOozDrWMbwsEWKa439fyfQt8 Agv2nkAavX0M4SKzQqbjx9/UrlXnJgjxnvHMZSNWba7Isi+rGrYYSYmHx/+4RhjriVQE+LwI3g+ Ns8gdz8eXRUJOpiwMBmTqY8ojjLgYvorzyBza5dC75TRD43eeMZxmNJ+hP/nQVvURSnsj/8hXGv 9enXB0LG8H6pJNtEibw2oo5iiiqDWnD7GP2ITvxpXIkez08cV0sUCdvVF6Km//zFmyv+v++9q5j okg3EJM8AA0KlowU3t608UWFZsh6LNLtTzxXSpmq1I9sHQ7Tqe5pxSkjRiPGtCAqL50V6HMOeLG D4RqHkjkrtijjkkYT/ceb5G2fo2c= X-Received: by 2002:a05:6820:f08:b0:6c1:ff2e:7f03 with SMTP id 006d021491bc7-6c7d04f2b1bmr1902544eaf.9.1789549890644; Wed, 16 Sep 2026 02:11:30 -0700 (PDT) X-Received: by 2002:a05:6820:f08:b0:6c1:ff2e:7f03 with SMTP id 006d021491bc7-6c7d04f2b1bmr1902517eaf.9.1789549890234; Wed, 16 Sep 2026 02:11:30 -0700 (PDT) Received: from hu-naala-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14395d3a31asm4779492c88.9.2026.09.16.02.11.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 02:11:29 -0700 (PDT) From: Nabige Aala Date: Wed, 16 Sep 2026 14:41:18 +0530 Subject: [PATCH v4 1/4] arm64: dts: qcom: shikra: Add MDSS display subsystem Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260916-shikra-dt-changes-v4-1-d5d5c3ffe070@oss.qualcomm.com> References: <20260916-shikra-dt-changes-v4-0-d5d5c3ffe070@oss.qualcomm.com> In-Reply-To: <20260916-shikra-dt-changes-v4-0-d5d5c3ffe070@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Abel Vesa Cc: Arpit Saini , Nabige Aala , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.16-dev-d5d98 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789549881; l=6897; i=nabige.aala@oss.qualcomm.com; s=20260520; h=from:subject:message-id; bh=Uzwi8xSvwV+st3vrdPsDXqrOcV6mG0RIQvYAVhIyWFQ=; b=TKf5xn9NJDnRh80/g3PrwhLU/YJl+tC0Elk4X35HagrM8R+/x7o7lgovTrLmcu1sDh/iOnayn bMxrqwICdNqBfKhJIEpFihPQFnU/J2pNy+iWzSWat7dSng6jOhGXi/G X-Developer-Key: i=nabige.aala@oss.qualcomm.com; a=ed25519; pk=PYHJom8sPos1IGkrbCCsWiE7XTBQrQZd9jzAo051tgw= X-Proofpoint-ORIG-GUID: EtEB5e5EQVzOFjIQWv7svAWeAIHxgBzt X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTE2MDExOCBTYWx0ZWRfXybn7u39oEjI4 ZISRCyOZYHHvaNssqU97Hf/Csuvvi7JPJ+9Qy8SlbEtXOXV+5nobJgpk2+32ywSpca/vl/OCMNF xcS8xRTpOIg3GR4rx4p0sbUZfjTpdrTrs6lzFeEXaLhTVXOfXZwlvEevpJ09dNJoiR9rmhybxJS MIcrrKC0ck1MpInWL5oCxEApoxz8yIKTFwXRDgf2E9qByI7lxZwqauh9uUxtMd2axNaXmI6cq2m Qj19pT2F/tlQLKR/ID+k/Rd3u50H17x05rEERVY+smyWFXY25FnUBbeqK1TbYACk+DFoBDZMygc w81XuUtXOez2pwP3m23M+ScY0l57KUR85CCWrGLDHURYsyxmDhzytMi2GwmSVV5ndIF4xX9qW6v 5qJQJ7TPTIyxkPT4WwF6ZNuRkIs+vRhiam1wx+veQx/d0kAYnGnidULH7AInZJZz9S52e8HcgBU RgzNvYpC+GrN9l5szqw== X-Authority-Analysis: v=2.4 cv=eKmGH3p1 c=1 sm=1 tr=0 ts=6aaa5d43 cx=c_pps a=Z3eh007fzM5o9awBa1HkYQ==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=ETLJq0YgDw9Z7rpyrqwA:9 a=QEXdDO2ut3YA:10 a=eBU8X_Hb5SQ8N-bgNfv4:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwOTE2MDExOCBTYWx0ZWRfX/bNBsFMDqJKP TFNU285ttNkvEdlXXDHitJPV3uPmvicSg5tSHnQItvOT+gzFk0iHN6+8fw+Bti6zbFHglvAWLLJ Hxt8D8UX+F22lGqnIu7A74I19dfLosk= X-Proofpoint-GUID: EtEB5e5EQVzOFjIQWv7svAWeAIHxgBzt X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-15_05,2026-09-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 adultscore=0 bulkscore=0 clxscore=1015 phishscore=0 spamscore=0 priorityscore=1501 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2609160118 Add the SoC-level display subsystem nodes for Qualcomm Shikra: MDSS wrapper,DPU display controller, DSI host controller, and 14nm DSI PHY. Qualcomm Shikra uses DPU 6.5 hardware (same as QCM2290). Platform-specific compatible strings are used as the primary match with QCM2290 fallbacks to reuse the existing driver support. The dispcc clock inputs for the DSI byte and pixel PLLs are wired from mdss_dsi0_phy. Reviewed-by: Konrad Dybcio Signed-off-by: Nabige Aala Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/shikra.dtsi | 206 +++++++++++++++++++++++++++++++= +++- 1 file changed, 204 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index c1f06f692f66..9375a8be46aa 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -4,6 +4,7 @@ */ =20 #include +#include #include #include #include @@ -2281,6 +2282,207 @@ adreno_smmu: iommu@59a0000 { power-domains =3D <&gpucc GPU_CX_GDSC>; }; =20 + mdss: display-subsystem@5e00000 { + compatible =3D "qcom,shikra-mdss", "qcom,qcm2290-mdss"; + reg =3D <0x0 0x05e00000 0x0 0x1000>; + reg-names =3D "mdss"; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <1>; + + clocks =3D <&gcc GCC_DISP_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + clock-names =3D "iface", + "bus", + "core"; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + power-domains =3D <&dispcc MDSS_GDSC>; + + iommus =3D <&apps_smmu 0x420 0x2>; + interconnects =3D <&mmrt_virt MASTER_MDP_PORT0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_DISPLAY_CFG RPM_ALWAYS_TAG>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdp: display-controller@5e01000 { + compatible =3D "qcom,shikra-dpu", "qcom,qcm2290-dpu"; + reg =3D <0x0 0x05e01000 0x0 0x8f000>, + <0x0 0x05eb0000 0x0 0x3000>; + reg-names =3D "mdp", + "vbif"; + + interrupt-parent =3D <&mdss>; + interrupts =3D <0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "bus", + "iface", + "core", + "lut", + "vsync"; + + operating-points-v2 =3D <&mdp_opp_table>; + power-domains =3D <&rpmpd RPMPD_VDDCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-19200000 { + opp-hz =3D /bits/ 64 <19200000>; + required-opps =3D <&rpmpd_opp_min_svs>; + }; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmpd_opp_low_svs>; + }; + + opp-256000000 { + opp-hz =3D /bits/ 64 <256000000>; + required-opps =3D <&rpmpd_opp_svs>; + }; + + opp-307200000 { + opp-hz =3D /bits/ 64 <307200000>; + required-opps =3D <&rpmpd_opp_svs_plus>; + }; + + opp-384000000 { + opp-hz =3D /bits/ 64 <384000000>; + required-opps =3D <&rpmpd_opp_nom>; + }; + }; + }; + + mdss_dsi0: dsi@5e94000 { + compatible =3D "qcom,shikra-dsi-ctrl", + "qcom,qcm2290-dsi-ctrl", + "qcom,mdss-dsi-ctrl"; + reg =3D <0x0 0x05e94000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupt-parent =3D <&mdss>; + interrupts =3D <4>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents =3D <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; + + operating-points-v2 =3D <&dsi_opp_table>; + power-domains =3D <&rpmpd RPMPD_VDDCX>; + phys =3D <&mdss_dsi0_phy>; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-19200000 { + opp-hz =3D /bits/ 64 <19200000>; + required-opps =3D <&rpmpd_opp_min_svs>; + }; + + opp-164000000 { + opp-hz =3D /bits/ 64 <164000000>; + required-opps =3D <&rpmpd_opp_low_svs>; + }; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmpd_opp_svs>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + }; + }; + }; + }; + + mdss_dsi0_phy: phy@5e94400 { + compatible =3D "qcom,dsi-phy-14nm-2290"; + reg =3D <0x0 0x05e94400 0x0 0x100>, + <0x0 0x05e94500 0x0 0x300>, + <0x0 0x05e94800 0x0 0x188>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "iface", + "ref"; + + power-domains =3D <&rpmpd RPMPD_VDDMX>; + required-opps =3D <&rpmpd_opp_nom>; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + }; + dispcc: clock-controller@5f00000 { compatible =3D "qcom,shikra-dispcc", "qcom,qcm2290-dispcc"; reg =3D <0x0 0x05f00000 0x0 0x20000>; @@ -2288,8 +2490,8 @@ dispcc: clock-controller@5f00000 { <&rpmcc RPM_SMD_XO_A_CLK_SRC>, <&gcc GCC_DISP_GPLL0_CLK_SRC>, <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>, - <0>, - <0>; + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; clock-names =3D "bi_tcxo", "bi_tcxo_ao", "gcc_disp_gpll0_clk_src", --=20 2.34.1 From nobody Fri Sep 25 06:00:32 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27D9C442393 for ; Wed, 16 Sep 2026 09:11:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789549902; cv=none; b=S2G9jY1igRoROvUdDQuRzaY/uc/BEjCbgLs+Q+eCPQ9SxdnK4F+rN7Wqs5vbuTlsgFBt/Aj1kSXUcwMSRn1ietU6TMYuxGO6awTwcS+rQg880sMCpIB3T9fpnmKeiJOtuXFevIFaC0OybtyYdqusMWbVJ9iR40cS1YqI6qaUJ0E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789549902; c=relaxed/simple; bh=ALrRuZDDpwCzwcagXTaukDr+HDrgl7+P6tkOTlDyBuY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gsjltfRUniW30pcEzf5PcM5beu5hbINOYMQfqlIX0haT9xUK1piA9J9EDEvo4k9XkVOZvds936vrDRP7moRQhAiergF0Q+OuMYGgy7rmPBCDTV3MMtgTpCNQPuCtXNm6bM3OCfbSeasXkDAtj8L7K1MXrKqDENyFiQ4WPwYM8xQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=M9lSFM0v; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=XSazAt1q; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="M9lSFM0v"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="XSazAt1q" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68G92eFV3169101 for ; Wed, 16 Sep 2026 09:11:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= pM5734dXlM5CqB9dDjz+qvpUih4UdES4eeishXP82+Q=; b=M9lSFM0vLVoV4I77 2gNQd6dZ/ocSmsSWFYn55AD/4mI0Cf+/2kIO430zWzMCUvPSPY0qauWxFM3Cre9m 7NEXrbF+EJbGHkcyKEuHcHZucvM1HpAmVW4DQQpgNa2I4lA+ZgaxQcMmN/RHzDT5 8+EBWfjyRxsjKh38HFfZxCQtTFwo2VIaWN1cXcH9/sbe6B4byD8maPSieDFgOyw7 sN7WZWaMCOaf4+nRNe9cFazX+Fflo1Kp/V0pjRfNFomGoeIiBOd0EuLW9VBBqXlx wi2fmYqHwkPV+ILTTjmpSsFO5WbgbwNngIMAmcIlV4S6cUPpSc5ZZBIjuE45nKRR iBx7ow== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gqpu2rcap-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 16 Sep 2026 09:11:35 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-39533bb224cso7409131a91.3 for ; Wed, 16 Sep 2026 02:11:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1789549895; x=1790154695; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=pM5734dXlM5CqB9dDjz+qvpUih4UdES4eeishXP82+Q=; b=XSazAt1q8QKzTpMQ+72gJZ9vdMLPOWljXFZJ0eyquv48WuvR2gug8lGwVoBrVKSjqD qOtKLwi6G6JUjxyGJfyfVR9AnIESwAmGyhhIKXg7shxBasE+ntfwDf53JH6uJhf6JM2o QnKvHuXZDjMepziu/ScvO9Bau21NfWmhme2vjjGp9sq9U96yI6t7LKqAlrU+CzIBJLpC voFvBWxZI7LBaoflE/gunm3VPXxHQGe+fZWdZy34rQT3NqaEeR8mxPCSpdiue1hXXpIE rr/zJ1X6QQ4BuYNr88hw/ykJgv/uJgU9mwmrWTO4JFQNOWWGvx4F8h2viBjEoWc7dciN Eo5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789549895; x=1790154695; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=pM5734dXlM5CqB9dDjz+qvpUih4UdES4eeishXP82+Q=; b=R8/9MJcrynYZF7n7+z6h8qmZgeIHA++JWHIHMaJTQDsJIajjbLwwF0EreGCHtxXyqv 04elOm23Tm+bVJsvMbDkcyZH3flytXm64JjzIbMKJwh5JgtZDLS5N2SFufqoDTY6i3Rc x0kM3uFVjMarGVe1horQ05EdIVLS6pb39PRjOlzj4cJem/kRNZxY1A5kCTL2Pdr0rDME dGm11ReIITrtzo0QMAZ1bqqkOwBDq7cqHENSA2eZ6sbuShQyszAHJZ9MMwXXfjg2E5Ik 3t0hhbhhzGVEyhTaiRPOxMDea1RrofUN6P+ijh/jcMwHwn2PPhZCt6s3vnV6t6sYR6SC giUA== X-Forwarded-Encrypted: i=1; AKwUvBxPdo8M7OJWJ8OJPa3fGsMOXPQOrz0wVp4K33vs7RYLAmwMf56QMP38mbjm/GLp36s7Km1H3okYwq1ulpc=@vger.kernel.org X-Gm-Message-State: AFuF++km4aGXQQXWhxzDyfDqSulQPg/4OpBnMNiXLE02kQdT+jm3ewox q/cHgA1bqtfnwisqx0zIcxQw2mAypNWU2EHm+97zXFHwQQKN6T6bJe4rrNsbUnn2NuMfBq0cFbN XmyA88jKg5apkns0iBiggbt9sAlenLKP6SDD+f/dBnVFzCszBhZ5koOa9V6FxdgSowk8= X-Gm-Gg: AYBFou3poe4x5kL5YipszjheL7ydsk2Y9Wh0MoOA2OPcXEa+uH9eJ2aR2TspJzv8Bnf JxHUcDmPtN+DOJXjMw48/C/spjRKtUn2HAwzMYOQd0Yy0/hN0bq9rmkZ8sJswuV1Sg88WEEiS7t bKaPLA0k8wu8q2fuYpQUhSdwgsU5FfMKSXxsc9xc8bQSRxBSx/k4xAPhEQy41+IG8DoUXqWg2kQ heyW9WwLpY3M6oBW3fZYOsjpBQCmnaUQnuii0uZFXEsQQ7xtxQ65EIgx94zB5CLYlf30BQWbSK/ fw/nWQP8j2Mv9BneFsJEqyha8BJgYDyWO0qgRZsNymdIf8YnCXhnEiTYBgOhq4NFVnus/qcYV9p WYstOt3jG9fiiac3c/RHOvclulf0= X-Received: by 2002:a17:90b:3b41:b0:38c:a59b:5189 with SMTP id 98e67ed59e1d1-39e1e48a416mr4112791a91.15.1789549894874; Wed, 16 Sep 2026 02:11:34 -0700 (PDT) X-Received: by 2002:a17:90b:3b41:b0:38c:a59b:5189 with SMTP id 98e67ed59e1d1-39e1e48a416mr4112744a91.15.1789549894427; Wed, 16 Sep 2026 02:11:34 -0700 (PDT) Received: from hu-naala-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14395d3a31asm4779492c88.9.2026.09.16.02.11.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 02:11:34 -0700 (PDT) From: Nabige Aala Date: Wed, 16 Sep 2026 14:41:19 +0530 Subject: [PATCH v4 2/4] arm64: dts: qcom: shikra-cqs-evk: Enable display and add ili7807s panel Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260916-shikra-dt-changes-v4-2-d5d5c3ffe070@oss.qualcomm.com> References: <20260916-shikra-dt-changes-v4-0-d5d5c3ffe070@oss.qualcomm.com> In-Reply-To: <20260916-shikra-dt-changes-v4-0-d5d5c3ffe070@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Abel Vesa Cc: Arpit Saini , Nabige Aala , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.16-dev-d5d98 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789549881; l=3349; i=nabige.aala@oss.qualcomm.com; s=20260520; h=from:subject:message-id; bh=wt3Zyiq02vRNq4N1d4uIoj8xYdjOU5QkSNX7spz+uVk=; b=BtvwYx4GPk9NxVEvosTBLTouuINHozjuTU4DbZ/NpwWnjK0iBp2dY5UVAx0njToAxx6WxQ84j fUa4wP+VDuODHUtz9bLtz+W8xqfCCNi5L30NDJUsvGqO8wMG42YHhtf X-Developer-Key: i=nabige.aala@oss.qualcomm.com; a=ed25519; pk=PYHJom8sPos1IGkrbCCsWiE7XTBQrQZd9jzAo051tgw= X-Proofpoint-ORIG-GUID: J8qL3MMl__hykiMBDMh60FGuGs7qt6RR X-Authority-Analysis: v=2.4 cv=NelzRGD4 c=1 sm=1 tr=0 ts=6aaa5d47 cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=gJpjwWOAGh2g_eRG5xwA:9 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 X-Proofpoint-GUID: J8qL3MMl__hykiMBDMh60FGuGs7qt6RR X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTE2MDExOCBTYWx0ZWRfXwKwWgXmb1Qh3 2SnkCTCMxwMmdgx94deFzMsIRkUwdkIfCSN5q2HLb9meR2OyW0RzWt+ST70p0rHNK2IdeNHr2H4 V0gvaH7FCQaADFfB6u2T61vNdz5ULa9Fv9umIFXwo+jdRGCPNNUTQgKD+qqBpNMCLx2i80ayQ7c AA0bZzZlXPQm9kt8UCDSuuHosnWxCSbnQJno7bFckAphOeD0vYCegBNSK6CN0XQ7Noe8n8JmC2T hpiPd+Oqz3Njw4bHd33kfrBL3TitV2M30KFd2851qYg9Ni0wcQLOvd4Cjoko15lBS7EJdO3aEcy zs0JzqPdTJB9/uk4BrNZTz3RXFM2o9+ub3IKpiyIrFqPN8YNR6d76TXUya0Py5snZqRifvvuK/1 dwpCvOQfmlEkJZOs+XIdS8tP/hLh8wUW04mTdhi37I3FXYx3JylMTFyxzoocA1qeGo4qNk/UVJ3 /v1yRpY3RJpCgKa3Iqg== X-Proofpoint-Spam-Info: AW1haW4tMjYwOTE2MDExOCBTYWx0ZWRfX9oKi0lLvDob7 052KLZkAWhOG+XHU+rqrA+NeqhbfwX5VfRAyE/t7sTKmL6xJqRWKcpy9qgBLSFPd87jc+Yo7Pfk 29OrtmOQXkujb2rPocv3jaqbVbr5hSo= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-15_05,2026-09-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 impostorscore=0 spamscore=0 clxscore=1015 bulkscore=0 malwarescore=0 suspectscore=0 lowpriorityscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2609160118 From: Arpit Saini Enable the Shikra MDSS display subsystem on the Qualcomm Shikra CQS EVK board and add the DLC0697 MIPI DSI display panel node. Signed-off-by: Arpit Saini Signed-off-by: Nabige Aala --- arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts | 118 ++++++++++++++++++++++++= ++++ 1 file changed, 118 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqs-evk.dts index e62ba5aef71f..a9067b710a22 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts @@ -21,6 +21,78 @@ aliases { chosen { stdout-path =3D "serial0:115200n8"; }; + + lcd_bias: regulator-lcd-bias { + compatible =3D "regulator-fixed"; + regulator-name =3D "lcd_bias"; + gpio =3D <&tlmm 151 GPIO_ACTIVE_HIGH>; + enable-active-high; + pinctrl-0 =3D <&lcd_bias_en>; + pinctrl-names =3D "default"; + }; + + vreg_disp_n: regulator-vreg-disp-n { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_disp_n"; + regulator-min-microvolt =3D <5500000>; + regulator-max-microvolt =3D <5500000>; + vin-supply =3D <&lcd_bias>; + }; + + vreg_disp_p: regulator-vreg-disp-p { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_disp_p"; + regulator-min-microvolt =3D <5500000>; + regulator-max-microvolt =3D <5500000>; + vin-supply =3D <&lcd_bias>; + }; +}; + +&mdss { + status =3D "okay"; +}; + +&mdss_dsi0 { + vdda-supply =3D <&pm4125_l5>; + + status =3D "okay"; + + panel@0 { + compatible =3D "dlc,dlc0697", "ilitek,ili7807s"; + reg =3D <0>; + + reset-gpios =3D <&tlmm 3 GPIO_ACTIVE_LOW>; + + vddi-supply =3D <&pm4125_l15>; + avdd-supply =3D <&vreg_disp_p>; + avee-supply =3D <&vreg_disp_n>; + + pinctrl-0 =3D <&panel_rst_n &panel_te_pin &panel_bl_en>; + pinctrl-1 =3D <&panel_rst_n_suspend &panel_bl_en_suspend>; + pinctrl-names =3D "default", "sleep"; + + port { + panel_in: endpoint { + remote-endpoint =3D <&mdss_dsi0_out>; + }; + }; + }; +}; + +&mdss_dsi0_out { + remote-endpoint =3D <&panel_in>; + data-lanes =3D <0 1 2 3>; +}; + +&mdss_dsi0_phy { + status =3D "okay"; +}; + +&pm4125_l5 { + /* DSI VDDA - must be at NOM voltage for PHY PLL lock */ + regulator-min-microvolt =3D <1232000>; + regulator-max-microvolt =3D <1232000>; + regulator-allow-set-load; }; =20 &remoteproc_cdsp { @@ -57,3 +129,49 @@ &sdhc_1 { =20 status =3D "okay"; }; + +&tlmm { + panel_rst_n: panel-rst-n-state { + pins =3D "gpio3"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; + }; + + panel_rst_n_suspend: panel-rst-n-suspend-state { + pins =3D "gpio3"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + panel_te_pin: panel-te-pin-state { + pins =3D "gpio86"; + function =3D "mdp_vsync_p"; + drive-strength =3D <2>; + bias-pull-down; + }; + + panel_bl_en: panel-bl-en-state { + pins =3D "gpio91"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-high; + }; + + panel_bl_en_suspend: panel-bl-en-suspend-state { + pins =3D "gpio91"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + output-low; + }; + + lcd_bias_en: lcd-bias-en-state { + pins =3D "gpio151"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; +}; --=20 2.34.1 From nobody Fri Sep 25 06:00:32 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9F2274A2E0F for ; Wed, 16 Sep 2026 09:11:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789549907; cv=none; b=I7UTn4zyKyHrV0u95JDmgnNZnwprK8M0xcdL2nHhTxqODBls5zqHDHJYHHTLZdfK4VWdEZ3GyQ7dV0SJ/lXmBhgx05NvLpkobHeVAi2WjielbjAmifyLBCb/zLQ9a1nKlvIP/LFz7Hdea4KIXTjLRqbJ4ZoKhYnxEkaDBlElJn4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789549907; c=relaxed/simple; bh=xMYMnPMU5Yw+jEdo/0Y00w8qs10Os7yQTKA1yZKoEZU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LlhGJN79/o3vNfvBy8sHUAKA5xcKrCeFhddF5oZNKhXmFmWVLfH3WcCZyNvaXD8FXPhh7YURN6hH2Bmwu9nxjro+sj2+Gtz80lQ90E+AQQG4tyEyO1eSGcsaGvFYUdHu/fdmI04PD+zY2BIgS9cjhBuTj8zcnDe5FuZibmVBgSA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=lG0vRO/N; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=TW2OnS8q; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="lG0vRO/N"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="TW2OnS8q" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68G92n2Y978264 for ; Wed, 16 Sep 2026 09:11:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= maUhafwnGNdMU/H+9VwTFo7vojOCmS6PQ+MYvi+vlFo=; b=lG0vRO/NSZbs/qI6 ZEgMMmwzg1uibheKtGdXFTdCuIlhwO7GimRGGjwjou6OZFuTnGHKoU4U5sV9vp9W 279PI25Tt5S+0ghQGm3Qs/4yZgFIDM3Jtv2vln9YMQAfGUHJTRHKQaku2TDNJhFg LF0hILaBQx6XlnTDbO4RGnTgTv/h2C0KKSQQ8oTdLJ/WhLtG/nWqTRDGK82YlxMS MjxL0x4MduES9Wq8EqA1LFvcGBEN71hiRpKR5PtC096SY9YCQGy6wy8AxHTxsH+y C8Q1S3BeIq3FMsHGPqKy6YQSUtPMBk+tjT7zoQ4l5XRg1++setLGDl8k1OxO/oZa v7Jh6w== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gqqp3r5a9-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 16 Sep 2026 09:11:39 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-ca8aee88725so7991106a12.3 for ; Wed, 16 Sep 2026 02:11:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1789549899; x=1790154699; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=maUhafwnGNdMU/H+9VwTFo7vojOCmS6PQ+MYvi+vlFo=; b=TW2OnS8qivtgVDbYWhP242EHv9tBSGjfgiPhIKgt3BCmRVNikRh0AFHEsn3IsRqpmn ++Kyl/H0RkWi/8sspYIKvmCHMPcrYURO7eJb/TMao1nIzL6xvq4Nrdom1+QyT1NMlv7U IOt/7EalhNU5311zo09L4DaE6gaxsO2WpaDEyJQ9r199fKzFJBerU26oKV1cvAiJMgtS tTH4sfCq8fEAmWOFFHAUqdc8D5D+lWd0aztiX7RN6GjbILl54pe3yD7iPoDtevpJIwT8 +wcaxD5M80lZ+Yvp3M+U0JcyRuQoq+tWQD1fhQV72OZ7P1KldLx7FxgjYC7zwWjvCh7m EpiQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789549899; x=1790154699; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=maUhafwnGNdMU/H+9VwTFo7vojOCmS6PQ+MYvi+vlFo=; b=lbPbNS0IBw5XWuRAt+jy54YvSrZ4gPB/CyiLA1OENwNu+a1rFIN5yCN6xlnWFijdwt zyEomREvi/g79RAp6b40Sv5LfDplMXzxjSAGzMeXSIT0NCzFwaQgsM/0BXdS6ZIEMNDh RzHOU7pm804SSp/so3HCqfR6avnghoOyIv7TnYJTlYUk7ElZ9T9cBB2VkWhPxHIeJdYc wUK974PGoiwHLI0vWkiGgAdkBbCHlPz5ByWRsS88ou5LrQ8GnjVxgjOOsG0apQ5XrNEf AXtfOvnRFd/JWOr2ZXMn1r98hLtN75PEG21okBD0PlMipghKWckJTkrYfP1j06d9NYCF cjcg== X-Forwarded-Encrypted: i=1; AKwUvBz2wNXET5zcioGNwIHQsCREQi+6TEOD/6JobWgyaRhMTUo/TheV9NNWxihmoIqc7Q6HznG0nOQu7XRvgqs=@vger.kernel.org X-Gm-Message-State: AFuF++kY7v+gX9M0qFDGUfxJD7fo3xc0CY4320dBZkkj3bjApwdgTire tmU0J4M8gM/PjSi5MdigK/cr4Vw2GtE2IAeUAs6ATFBGStP6jDTgG/e8TLUmHHrHDjn0UP22Bik DBwU+/4bGAalPTNptLmnhfbu6GXe0uEKfiAouIBsid/NmzdcS2P5pYCrlc7dlXWWksMA= X-Gm-Gg: AYBFou0hEr3pezbYBwCVXhJiHLcE+7UBEYl4brPmFWjBVyjcL3I84AfH5OoE8pzjCT5 EgXVTWpSaVhzdihYYQNBLNLzLv1QkuK1z09B57AQq4cs4xlsGWE3EFO/iI30Pk/YRxh1kGd6gSr 5H2aZ2sn+Rvsdx/y6smTcnnHQ9pMuwnwVLnVBxFGowDUBZrKacNDIS8XTaVw1M6Oh5RoZJynhJD DWc3tpJbKf80K/Bif63rHa7SqfpuCpu5Yezqzq/KNd9hvai5aui7P0URhShyPhPh3j8wmFINV9/ l6i33lTVAyMbSk8gmvpxrfzLDa9OZT/bwfsEu/V8DulB3eiCy55KnNQJJi1VJaWUJoUrP3IRrzG kjEgRqcD+Qke+7q9BJbVIUq8C3qs= X-Received: by 2002:a17:90b:5785:b0:39d:ee20:1e2c with SMTP id 98e67ed59e1d1-39e1e5042famr4826773a91.18.1789549899063; Wed, 16 Sep 2026 02:11:39 -0700 (PDT) X-Received: by 2002:a17:90b:5785:b0:39d:ee20:1e2c with SMTP id 98e67ed59e1d1-39e1e5042famr4826726a91.18.1789549898671; Wed, 16 Sep 2026 02:11:38 -0700 (PDT) Received: from hu-naala-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14395d3a31asm4779492c88.9.2026.09.16.02.11.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 02:11:38 -0700 (PDT) From: Nabige Aala Date: Wed, 16 Sep 2026 14:41:20 +0530 Subject: [PATCH v4 3/4] arm64: dts: qcom: shikra-cqm-evk: Enable display and add ili7807s panel Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260916-shikra-dt-changes-v4-3-d5d5c3ffe070@oss.qualcomm.com> References: <20260916-shikra-dt-changes-v4-0-d5d5c3ffe070@oss.qualcomm.com> In-Reply-To: <20260916-shikra-dt-changes-v4-0-d5d5c3ffe070@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Abel Vesa Cc: Arpit Saini , Nabige Aala , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.16-dev-d5d98 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789549881; l=3432; i=nabige.aala@oss.qualcomm.com; s=20260520; h=from:subject:message-id; bh=EAfEl51H9cFjDfmWgu5NdylSTE4vo+KiMbjbQIkrv9k=; b=FmJeSSCMVNN+GTwSdFNJXmIvj9cX3whfmQKXIN4uedtPZUtYzfPUdN2XIDDtnLhdZR+/jQsx1 WN3unjMr9oDAgoe7mxZYwoZvFCNHfceUdSVZPSq68igQNJrnX6OV3An X-Developer-Key: i=nabige.aala@oss.qualcomm.com; a=ed25519; pk=PYHJom8sPos1IGkrbCCsWiE7XTBQrQZd9jzAo051tgw= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTE2MDExOCBTYWx0ZWRfX0c0P5J8LwnEh Cpy4lf2+fxaAHknCYGQZLxtWfBnWVtUpjgpQcLJ23HgQqg0/uJYnDJjC/Imd55op8dbaB2QWFOK +uA4zTajMw+dInWuQjVdE1VZgr5k1A4cs2zbk45v4wV+UR3haDb+dv2U6eBTyX53DhOnj7q73br SaHSe2OC7U3cLsbkylJ4wqlo8911r7rYK4XP8X0b41r8vwB+JMI9aqfgDB7CvzTQK3WksZ5KZUZ JtAMpjIO2aD7t1HQBymC9L2fUr9Sni4yQnX2KdJmA302enOS5PK/g6xG0XJtgCfB8KWUlS0pPmd nmYrX9+fLC+Leqhfo/Dc3g2JFORDDSNO/yOinh+Zfl8URSz5fvlzlG5Ta1z2fmozINIArioOcHx QNfxvrWnn6PBm7yOVifL3WDCJhJBil44L4XWRRULJ+hIg+XSC677nPvfnKSVwYA1T5GH1Azcl2m M3KeWS80Po6siY7RDog== X-Proofpoint-GUID: yLoK1fiNQcxl97Gi1hq0z3UHhLfkUxc0 X-Proofpoint-Spam-Info: AW1haW4tMjYwOTE2MDExOCBTYWx0ZWRfX8smJ5vyzbhpG ZHbNe+ueDLekBAWn3RnZd6tXfXoIMDVU0rpGfpYVR/B5idZeJTCN8yovzgm4xL6RiP1o8ca7JQ5 l0v5B7bOAUCv8C4xQK6kHPPPYfa3wHc= X-Proofpoint-ORIG-GUID: yLoK1fiNQcxl97Gi1hq0z3UHhLfkUxc0 X-Authority-Analysis: v=2.4 cv=F/DC5ahN c=1 sm=1 tr=0 ts=6aaa5d4b cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=gJpjwWOAGh2g_eRG5xwA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-15_05,2026-09-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 adultscore=0 bulkscore=0 clxscore=1015 spamscore=0 phishscore=0 impostorscore=0 suspectscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2609160118 From: Arpit Saini Enable the Shikra MDSS display subsystem on the Qualcomm Shikra CQM EVK board and add the DLC0697 MIPI DSI display panel node. Pin pm4125_l5 to 1.232V with regulator-allow-set-load for DSI PHY PLL stability. Signed-off-by: Arpit Saini Signed-off-by: Nabige Aala --- arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts | 118 ++++++++++++++++++++++++= ++++ 1 file changed, 118 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqm-evk.dts index b112b21b1d79..d9a0f32ce8d3 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts @@ -21,6 +21,78 @@ aliases { chosen { stdout-path =3D "serial0:115200n8"; }; + + lcd_bias: regulator-lcd-bias { + compatible =3D "regulator-fixed"; + regulator-name =3D "lcd_bias"; + gpio =3D <&tlmm 151 GPIO_ACTIVE_HIGH>; + enable-active-high; + pinctrl-0 =3D <&lcd_bias_en>; + pinctrl-names =3D "default"; + }; + + vreg_disp_n: regulator-vreg-disp-n { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_disp_n"; + regulator-min-microvolt =3D <5500000>; + regulator-max-microvolt =3D <5500000>; + vin-supply =3D <&lcd_bias>; + }; + + vreg_disp_p: regulator-vreg-disp-p { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_disp_p"; + regulator-min-microvolt =3D <5500000>; + regulator-max-microvolt =3D <5500000>; + vin-supply =3D <&lcd_bias>; + }; +}; + +&mdss { + status =3D "okay"; +}; + +&mdss_dsi0 { + vdda-supply =3D <&pm4125_l5>; + + status =3D "okay"; + + panel@0 { + compatible =3D "dlc,dlc0697", "ilitek,ili7807s"; + reg =3D <0>; + + reset-gpios =3D <&tlmm 3 GPIO_ACTIVE_LOW>; + + vddi-supply =3D <&pm4125_l15>; + avdd-supply =3D <&vreg_disp_p>; + avee-supply =3D <&vreg_disp_n>; + + pinctrl-0 =3D <&panel_rst_n &panel_te_pin &panel_bl_en>; + pinctrl-1 =3D <&panel_rst_n_suspend &panel_bl_en_suspend>; + pinctrl-names =3D "default", "sleep"; + + port { + panel_in: endpoint { + remote-endpoint =3D <&mdss_dsi0_out>; + }; + }; + }; +}; + +&mdss_dsi0_out { + remote-endpoint =3D <&panel_in>; + data-lanes =3D <0 1 2 3>; +}; + +&mdss_dsi0_phy { + status =3D "okay"; +}; + +&pm4125_l5 { + /* DSI VDDA - must be at NOM voltage for PHY PLL lock */ + regulator-min-microvolt =3D <1232000>; + regulator-max-microvolt =3D <1232000>; + regulator-allow-set-load; }; =20 &remoteproc_cdsp { @@ -57,3 +129,49 @@ &sdhc_1 { =20 status =3D "okay"; }; + +&tlmm { + panel_rst_n: panel-rst-n-state { + pins =3D "gpio3"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; + }; + + panel_rst_n_suspend: panel-rst-n-suspend-state { + pins =3D "gpio3"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + panel_te_pin: panel-te-pin-state { + pins =3D "gpio86"; + function =3D "mdp_vsync_p"; + drive-strength =3D <2>; + bias-pull-down; + }; + + panel_bl_en: panel-bl-en-state { + pins =3D "gpio91"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-high; + }; + + panel_bl_en_suspend: panel-bl-en-suspend-state { + pins =3D "gpio91"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + output-low; + }; + + lcd_bias_en: lcd-bias-en-state { + pins =3D "gpio151"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; +}; --=20 2.34.1 From nobody Fri Sep 25 06:00:32 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B552248CD5F for ; Wed, 16 Sep 2026 09:11:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789549928; cv=none; b=G7G3ieL+ficWfBgTFB2vDD9otOBlppC/rsbzH1YQT/XnErCeoHjH7VG/7sArNklEJ/g/JJ44l3SbdHb3mV157+xL+acWWJ1DAfDRF3tf735g7o45jZ60ZFBg+SjCg4OJcuAr1uo/QxwQPC3tmq33XrlwdS+RTRL5jtrEyLGDk5M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789549928; c=relaxed/simple; bh=TF77Q79zFWQi+Fntx7XSol08DnELnNGQgAP7mdKGCQk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gwN08eikeQjMWj7moQpTG/wmRNH1RYjJqVe28uWbw/DXZ/pv8lvPr3PcmVnQkz/sZx/Cw9QDwgNmha0tHb2zu2DRfjFQzgbiHo7JkDoA0BRXiZ3ts7/Q8POm93CHoKEMQQTUq4fTSjrETSSJTGmpp3Eawg4c+diVjVccHIESQN8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Td4JnIKZ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kH2a2hze; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Td4JnIKZ"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kH2a2hze" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68G92ZQM3169004 for ; Wed, 16 Sep 2026 09:11:44 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= xY2nZ+rb+2TgLQPRkuxCOGDJub+v+1UgrrA3cohnLn0=; b=Td4JnIKZXafV5ybZ KfpGn4rirwTJyjJUs8kG52ifICMmBSLbBZlZUaciAAy3C06OPdWl42k8ke1fTsyq OqoGu6ID0CIYODqUWshYvMgtDFv26fkhv+R/92RnumoIAzjZe0BfoYglUv5j0luW kdJGDysy7mKc8EKDxh0xagsiQbN3iO83YzQlHBe78bJHLwaGNMa1vjC6Zy744EjS jnt4Uy92737aLfQsvgpQpzsQN3OgQL8HMpzIYnrBVi87h2L7XfnODhRMUSwidCP5 E50ttn0gULD4oidaL8BxuJ66QSI5SMNqriZ8EyUp4I9OjaqL5gKeY0aldxak3Gbx sQyVEw== Received: from mail-oo1-f71.google.com (mail-oo1-f71.google.com [209.85.161.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gqpu2rcbg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 16 Sep 2026 09:11:44 +0000 (GMT) Received: by mail-oo1-f71.google.com with SMTP id 006d021491bc7-6c748676f6cso1928906eaf.3 for ; Wed, 16 Sep 2026 02:11:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1789549903; x=1790154703; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=xY2nZ+rb+2TgLQPRkuxCOGDJub+v+1UgrrA3cohnLn0=; b=kH2a2hzeb++VGDRzmlzzA/94fYR9fNgf7tID/1E37nO1StqWOB+Ye8VPT507QCSpRn GRormGYSHpFE1ZBU/DJmaAEywe1xhqZcWXcaoI7QO1TiVixb4rB+KX10h5wyra+lQuHu uhx8xd5Zvzit0llFN1x65KE/nAAjmdyqWUEpAHg1yCGX3khhdgeErZMnolSOsYg4NJZc PnveVi1vaqCQVEyVygvB5jG3v1KdaPN9ValIvuShsqTO2UFgTj91xoBtm6Y2sncAJLbE hVqQgjCpbqBiYRIdVW5dpfv2TvZiAnhS/JSUjgnGrtjNzIF0CJKkY8EQ+Tz5IYR3Q26o DIqA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789549903; x=1790154703; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=xY2nZ+rb+2TgLQPRkuxCOGDJub+v+1UgrrA3cohnLn0=; b=1u/MEUWcBji0bI4hEWvJUSQvDFtFKJT3EOzMI79vsG2J0RIYpQY5MGHQ67a2nk3vcI vYNEPpi9E/WiPC5C8D4hLAnPXod3rKVBOJVyqOYQhxZZFUfr4FNOl5HnUeEZ7Epogncz Xw6VvyAz0czwg89AI0aA3WXnXq/9nTB47TrUSvP/1iuctMtmuN+qVRQPmJYXjvzsBO6y v6tYrODvEtC64cBdhR/cjw38vLqTdXSIluGvdDrzNVuRkUZ7apB7aD1FDbq9/SyH6Eoz KINBy7EI7wwh07SzWKrh0NSCfwKl+6EBbbslsd0b+eruuTlx8nl+yF6hW3qyrRSiUsA0 +dpw== X-Forwarded-Encrypted: i=1; AKwUvBxXw4PzutpT9w5aVASkwln7UTELpQCz0shxmUQ6odEx7Bj77PT63PBkRnKK+zqk0V3V3CmXKJ7jB4EqWtc=@vger.kernel.org X-Gm-Message-State: AFuF++n+yDrlHkKNYwd+RlP3uwVKbbXVCfCZ/JMNEVKo6bPu+fvkfbhX Kkbo1eLTygXdmI1vPbmnF7pWNDRDgF7O6pr4W4ejJp9qsyIwv+8oXvqVJQlcHXwGMF5X3BkZb7U OzSA8/iDJeWb7+fKpBqoy54FlAonPh3x2+ZQzNTvhRA+DCGNpZtd+zfEEOMrX0h+4U1ovAR7Ev+ 0= X-Gm-Gg: AYBFou3ChHrpg2viONXOSCDt2K5QeR8y4jnFWJVk5BCe2gRzbwhu4U5I8qFnK8s3XAV 47Wqx7QYynnatW0JnaxgP3SC0SqNv3SSK1EYPvMFdGBdOgJIzkk3pEPxa1Fy+2UgHOtoQEe833v di37y5G8JJYosr0/dLhE6o/761CVgcmd0YPSRSvi9WLyNhspp5ELLOmfQKHVEeQTSdFmIkwdzXK aHJGnVvHsmGsOqdW2wUftXulosS2OBqF0w2GpDmF/Xh/kyj1x7RZXOQfNvsBf1gcUEUD+LCQtD4 uJnmlzluKdLcr/B8VbVbPwZrhUWHJ+vFBUF56HLN7t+C9mTfqSbf1z7IIcoJ2WFzGIxW9H681Md GErjfCn4xahMk576bYpfvqC1BwqY= X-Received: by 2002:a05:6820:208d:b0:6b7:83c5:fdf0 with SMTP id 006d021491bc7-6c7d44e81e0mr1694070eaf.49.1789549903342; Wed, 16 Sep 2026 02:11:43 -0700 (PDT) X-Received: by 2002:a05:6820:208d:b0:6b7:83c5:fdf0 with SMTP id 006d021491bc7-6c7d44e81e0mr1694056eaf.49.1789549902883; Wed, 16 Sep 2026 02:11:42 -0700 (PDT) Received: from hu-naala-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14395d3a31asm4779492c88.9.2026.09.16.02.11.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Sep 2026 02:11:42 -0700 (PDT) From: Nabige Aala Date: Wed, 16 Sep 2026 14:41:21 +0530 Subject: [PATCH v4 4/4] arm64: defconfig: Enable ILI7807S DSI panel driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260916-shikra-dt-changes-v4-4-d5d5c3ffe070@oss.qualcomm.com> References: <20260916-shikra-dt-changes-v4-0-d5d5c3ffe070@oss.qualcomm.com> In-Reply-To: <20260916-shikra-dt-changes-v4-0-d5d5c3ffe070@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Abel Vesa Cc: Arpit Saini , Nabige Aala , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.16-dev-d5d98 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789549881; l=826; i=nabige.aala@oss.qualcomm.com; s=20260520; h=from:subject:message-id; bh=pjvXxkjE7K36h37LhIJX2wTGw0m6XqoLcx3Ny/40vyM=; b=gGpOF7+ZisxNgVau0+tPAwSQIR8kNqmBt9jSDw6ymVQjFu0J1RiPTwCcN1lA/f4Io7gLpxX1p 9TtGoYpOglTBu2SOf5LAq4LanNW0dRbOsVY8ECMIYfeJKwMiWdN/zGx X-Developer-Key: i=nabige.aala@oss.qualcomm.com; a=ed25519; pk=PYHJom8sPos1IGkrbCCsWiE7XTBQrQZd9jzAo051tgw= X-Proofpoint-ORIG-GUID: 6yiLkfYNS4L6JQpxS-v3AvE-X0m52-rz X-Authority-Analysis: v=2.4 cv=NelzRGD4 c=1 sm=1 tr=0 ts=6aaa5d50 cx=c_pps a=V4L7fE8DliODT/OoDI2WOg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=aMhaXRkMA95IrCOZcTgA:9 a=QEXdDO2ut3YA:10 a=WZGXeFmKUf7gPmL3hEjn:22 X-Proofpoint-GUID: 6yiLkfYNS4L6JQpxS-v3AvE-X0m52-rz X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTE2MDExOCBTYWx0ZWRfX+pyXlm1rcfyl Latq2lJJY+Rq5L1XkwtIBS6IurthgfsiDsKX/deJCsywaImGQIHJ16cLTe6L6v6f59AYxtgLVlX ccoaz+ccwqo8LUIMTWKooT5OuDjv0Q7OJ2ZqmfT5xr8/nfLMVVNgH5MmE8RDJ/cVUu4CyD9Np9Z b/ELtEY53GGay85qj+r5NJQOeipQYizz4BJw4912fifUJViaIH2P5w3lDMBJOeAxJvpjsve0xLc 32Xj6W7HLpU0vgUyGaQFOrD0SJSBLEEq4BMq6bH8fC/MVjpAd4DvMCcikW75Osggmbkh7M8V+Ww JzMXWPe+b+UqFFvVFyKaOKfOJJl5I4WfGco8zFkjLtUGThQR2bed23xEW43Y2zVH4+DoVTGJchV 7lbseqo9xU1Pjso3U3AIj+mlyUc6JnorLjcyLrlY0qQop/kQXcyVuEa6HiXWwLQSoniDsjJkelM G5OB4UENIP7FrYulD/w== X-Proofpoint-Spam-Info: AW1haW4tMjYwOTE2MDExOCBTYWx0ZWRfXx5xORSs5Jd5m zoGR48n6iLda8hvbSAaadjM9oOaSp135Y9RczWCUquauUaTkgQHzzO33eellUO/KSMSGL2o8V/Y lzJWOOkGIIyw38GhcKQbRH3vETPpigc= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-15_05,2026-09-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 impostorscore=0 spamscore=0 clxscore=1015 bulkscore=0 malwarescore=0 suspectscore=0 lowpriorityscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2609160118 From: Arpit Saini Enable the ILI7807S 1080x1920 video-mode DSI panel driver as a module, used on the Shikra CQM EVK board and CQS EVK board. Signed-off-by: Arpit Saini Signed-off-by: Nabige Aala Reviewed-by: Dmitry Baryshkov --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5217de386edc..00dc52c8d87d 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1021,6 +1021,7 @@ CONFIG_DRM_PANEL_LVDS=3Dm CONFIG_DRM_PANEL_HIMAX_HX8279=3Dm CONFIG_DRM_PANEL_HIMAX_HX83112A=3Dm CONFIG_DRM_PANEL_HIMAX_HX83112B=3Dm +CONFIG_DRM_PANEL_ILITEK_ILI7807S=3Dm CONFIG_DRM_PANEL_ILITEK_ILI9806E_SPI=3Dm CONFIG_DRM_PANEL_ILITEK_ILI9882T=3Dm CONFIG_DRM_PANEL_KHADAS_TS050=3Dm --=20 2.34.1