From nobody Fri Sep 25 10:04:10 2026 Received: from mail-wr2-f12.google.com (mail-wr2-f12.google.com [74.125.225.76]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ED4804446EC for ; Mon, 14 Sep 2026 11:35:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.76 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789385713; cv=none; b=LEM4Q9tDLXI25+FuMa0yedtDxYSPBquphAgCdSShmR8Z6ezmJ3ieh7hWzMBI+QDQOZYM3c/oTFhphG61r5qMNdGDGHsuoZDEH7+FhxOGKnB23J8OGE3TLF/cZ0sWE1mfzcsoGwp+MaSCJtMC/2rwDn6rvra/WFpksPM5DbaF7Vw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789385713; c=relaxed/simple; bh=2tYt6Xz3Ww2Nu03hw+VbVfk++p/qUxznZgUfL+6yi/8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Y4qFBjBPwBwnHUWzSZWhYzaoUtY4Cu+9s7zd0jpsNYg4cBoPuiQHNIb3G3jJWr+vpMZA25trPWxaj5EPpDKc22Odm3vXU2B9ifxzn1N0qCa40N03isYbgdcRhP1YUz2UHuggfTEvCxW6ofg2qGvXqP6Mnx4nhYxDEoFbUY1N0iU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=DGoXq2aI; arc=none smtp.client-ip=74.125.225.76 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="DGoXq2aI" Received: by mail-wr2-f12.google.com with SMTP id ffacd0b85a97d-482f633cd80so766558f8f.2 for ; Mon, 14 Sep 2026 04:35:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789385709; x=1789990509; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=ZIkGfv940lwcDRBFVlKYwWw1ZND7s87QEgBkPEkik3A=; b=DGoXq2aIZQWqUJjAUArkGHF/cCKgwHGvAOkMIVu5ysM+unvWLqUvysBdf1W1dmOs4Q 1qaT5J8LxWVsJHGVPBH8C6KFG3LGYy8rl77Fh9iTZ1pPXbXXVwqzrKakHswq0t3kcwOY GEz9gYux33HBcob2QXyQKeoYuAgL651iJBMmBwprPqCuKwk/59++1wNVIKo1SWtYPmdr tHjmJBLthxMIP4CFEMqGeYWzcR+sR3OXAy6Fyf4elRDpBz4NvzqIUtqmbNTUvZLKKmbJ b9PNRcwfufovO3vlHg3P9Tbkk5wsxVGVdkzHCMuO5Ew0Afs+PRngxxL4yiHPrwy7SXhI 6kbg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1789385709; x=1789990509; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=ZIkGfv940lwcDRBFVlKYwWw1ZND7s87QEgBkPEkik3A=; b=FF4zKXfjgY0AGZrLXf26BQsYfOPqJiN+smjcwXihMLwWvb01h0c1q6LObtNsWs0p2E 4xd1waoJwpyp6oopbcnIrMaO+WN3mg9xNxdDrF7paCO3BAbUkLoMZmImw35EOObBhHER lqUyivB3aftli4uHncu0U1nSHkw4qSi3D+1bHkExF9yyG73y/9lewjkzjPb2QGQj0MAQ l5O+TjEVgtM5y9/rhXX6J2jvlVsA52zPHxyFQO+SpxfXX7+2reVy9X3tLfazep4vRDd8 J3KLdthsbHbB2FpA6xUe2tP0FRDTL65GUeQeGIvWIW4VQfAZxSrTYPG711UKlmwVTOoQ 6z2w== X-Forwarded-Encrypted: i=1; AKwUvBzXnqObevURgTE60/HETJtcAan9BcCH/2kCB0g+88mRIQULNK6DUkSt2uKh3uw3M2NIB1jJvFi7RqzD1js=@vger.kernel.org X-Gm-Message-State: AFuF++kpE7tf2uJtibTjTNzf6wc0OvtBFNQypU7oYSMfsmlxKpdLiTnc 8ktHS5jE/XvFxuGHVcVh9trRfYfd82q2FM+IiMY0bGqOjpA2aQK03j5n X-Gm-Gg: AYBFou1s4/yW1Zj35Eu7VWOAe3JXisNkO9zaq0d1744A/LunLKCtV3jcexY1yGtNVAV mMGl0Byy0B7CrB9GvovF6JxpNrjcXlBvuxsDVmPI5DamZDGeQtWRxKrsPhaOYB3uB2jhAzviHBD b8qRPkbpIOyIR5o9UJBQL8X9UgJLe0PCHVB0QBeu67WXOaiw5IP0DAPGlA1rX/lDVUdy9FKjP99 3bG2h/aOcGdetdHgAfCvgKmjXhvplTYPXNSUNS2v7LAGDU/q7I6LeseGhPOSr7YGsTcy078FqSp pqlRG+Q62cvyieE/qQ1mtdr4GLWYAdC1BQD6UZfBW+nEmwpOQZt6AKjk5us6jhT4vXFr0rEBiR5 U3p44TCcbZEhwUpYqKX7LhCZghO0uHHvV4hrriyLDVctVAjRd+TCtKG2dAnkmBd8FEZZ6ibmwOG cOworKXggZG8RFWIfET6IWg7EXhifRFY8dAFpd6ww1bgTtzYwlluBb5KArNZzqh36CkZuVCrNLm HYXkWkoG16HHqcNty5yfSs3pA== X-Received: by 2002:a05:6000:2891:b0:486:f780:9be7 with SMTP id ffacd0b85a97d-48702ae4dd3mr2401139f8f.3.1789385709124; Mon, 14 Sep 2026 04:35:09 -0700 (PDT) Received: from SMW024614.wbi.nxp.com ([128.77.115.157]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-486eb36e4a6sm27906531f8f.37.2026.09.14.04.35.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Sep 2026 04:35:08 -0700 (PDT) From: Laurentiu Mihalcea To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer , Frank Li , Fabio Estevam , Ahmad Fatoum , elena.popa@nxp.com, cosmin.stoica@nxp.com Cc: Pengutronix Kernel Team , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 1/2] dt-bindings: arm: fsl: add MR-NAVQ95 board Date: Mon, 14 Sep 2026 04:30:09 -0700 Message-ID: <20260914113010.988-2-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260914113010.988-1-laurentiumihalcea111@gmail.com> References: <20260914113010.988-1-laurentiumihalcea111@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Laurentiu Mihalcea Add DT compatible string for the MR-NAVQ95 board. Acked-by: Conor Dooley Signed-off-by: Laurentiu Mihalcea --- Documentation/devicetree/bindings/arm/fsl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index 338dd9eafb17..c91ae3ab7cd1 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1536,6 +1536,7 @@ properties: - fsl,imx95-15x15-frdm # i.MX95 15x15 FRDM Board - fsl,imx95-19x19-evk # i.MX95 19x19 EVK Board - fsl,imx95-19x19-frdm-pro # i.MX95 19x19 FRDM PRO Board + - fsl,imx95-navq # MR-NAVQ95 board - toradex,verdin-imx95-19x19-evk # i.MX95 Verdin Evaluation= Kit (EVK) - const: fsl,imx95 =20 --=20 2.53.0 From nobody Fri Sep 25 10:04:10 2026 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 978234446FA for ; Mon, 14 Sep 2026 11:35:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789385716; cv=none; b=hgSG+AwUs371VD+bGYB1JvF3o5sWlu3gfdn9tj4pULRUNRi3/5FzQI1DwRdUbZua8tIiQTja8JgUtpjgyMYVLs1bqOKwMQRF8BuY+W2Tlfysh4hJsACaejqWJ9keU0UxMwUVi1gHUoug1o+JcC6yyAo7KmBBa+mTqIqXDh8UhQE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789385716; c=relaxed/simple; bh=0gtX+dbD2z7gQkrFNmZkFTj7KcPdJd2m+2n9w8cQSow=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=A1+nGXTuCcrUEgfL1iPh9ssfrqQOrCEJ9K5zD5YS/876WKVtk+WO0U2+EipII5oyBpLK7V0un+BqdO4FwhnULSo7Ykj6PVAivq/JlrGAWnXd7t5F1w2ljcoABeI5hhINi2GsSC67Jt8z0wLcpcMVaeChxEKWhJb7xBLLPhaJORU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=rSz2INX6; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="rSz2INX6" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-49e6e69d528so19134655e9.2 for ; Mon, 14 Sep 2026 04:35:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789385712; x=1789990512; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=LHdGMoxzi2wHxj/rRPHa6zr3JYkbxRfl/EgABIz7bgc=; b=rSz2INX6sRJB5nrMh5NYvwhSkSokkbsvFCngMFVIU9H3bt93V79PKe/eh+9nLXhRep JsuJpUFIBZfu4y49pFiQh40rCB139RVQY0+D50m2lwaDTJqAznMG6I8JsGWWOJxYYgXC iG3+vdhXlXCd5ysYB7V3ddjPHBGcQa42jusOPJk5uONOXtF7o5N+vfU6yheDqoGDbdmN yrAx0Tgu+4HLTE2aRmqMzDkBpS1TnBSgObHs//U/GkeUAdQgrw1JoM3deddQZglnZLFH dtvyCLiB6c7kb6/CmAPXky4+/OKvu+Nr+RloDvkNMn0dkpx8CN9UuvN7nOHigSh1zp3W s/aA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1789385712; x=1789990512; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=LHdGMoxzi2wHxj/rRPHa6zr3JYkbxRfl/EgABIz7bgc=; b=moZJsZ9v7+P0SU0o3PRvZNT0R7KEtCIu7kAucG+I1UbpyxKeqKr8fZZG2H3lll5uIr 2KXi3heLHKXvUr9iIXNGDo5LEh2BXOM7BoPCyA9/dFVHWtBJ5QFqocgIKIZlieSn49ID gHSj4hRZEs99sNrG5JUcMVhaVf1T92zfMtUvyEEc5uOt49S6qp1WxfL6dj2IqRu7U9im hEwzbiiir8HoctoadI3/exxIF9Db3Zsqh8WTCSa5A0L6DxTSC183apdGDBKKoBT6levN x8W/81xuUZmnSGmA0Dn3nt0AOU+4shvDe7a6fe73wD6DqU9lx6e1NkSt7sz6fWMxFoxa ElEA== X-Forwarded-Encrypted: i=1; AKwUvBxM1ANZ8BCBUfkCcX9h7O4UzbJ/rsbMiRIUqnzWn3AIW50uHhKzJoeegdqNXyU+u0lH4RvMC5vi4qug4E8=@vger.kernel.org X-Gm-Message-State: AFuF++nQm2KX5Fcohn1/NFnD3m4gwXtfSDGk5SJCpoouKVGkmmeIQL6z YDM9njTSJqYDHuenhe8+OFufLpGms7e859+WEi6FCCOr3yfWOuFo3xG5 X-Gm-Gg: AYBFou11sXphrScYlFwpjqWYy64P7ZGvfhnr6kb7yiGCJkqtLGmaQvqM4PWLG5Lg4Yf rAH9IAEkv5H1oDowEcUeNntsnwlpvATVV0kVeLjhMRo8tHAbrQjF49HqwZOE6WkiqYTLcb55ctW FFcBtsAklJ04ljefN2mVnxdYy9Wj3ieF2A7LVT0fefURwOtUBV6COCVJpAvKIZvkNNiBeLrTZ9X RMRR52jYEiLZ7e0njwSicDjBbVzWQXvwbiEXuq41LVz/EbDzNzEZg01SsAJG8y3d05YC1j4JgzR 3iRNFuhCC/8blSUfpOkFMZJkzgpZUTVhq//2rXqle/iiu6cz6gonLDrsQ766Ej91vwQbz5YpEZS PkNljkowb7GZ4EwmT09r05HjLugdPzkSjE5L+BteJUuuMIycudGEIs4idCYbpw9537uKLmZPy8a WHrMyzQPWCsl5L35amRlm2MgvwwJDvh2jfulfUPpixRSquR0XpvyshFHbtYkWwGY9Y0In2BRJ5o EEICNhS3OAgyFijxcNcA8tBTg== X-Received: by 2002:a05:600d:8644:20b0:49e:7cfc:a9b7 with SMTP id 5b1f17b1804b1-49e7cfca9eamr68145e9.18.1789385711541; Mon, 14 Sep 2026 04:35:11 -0700 (PDT) Received: from SMW024614.wbi.nxp.com ([128.77.115.157]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-486eb36e4a6sm27906531f8f.37.2026.09.14.04.35.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Sep 2026 04:35:11 -0700 (PDT) From: Laurentiu Mihalcea To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer , Frank Li , Fabio Estevam , Ahmad Fatoum , elena.popa@nxp.com, cosmin.stoica@nxp.com Cc: Pengutronix Kernel Team , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 2/2] arm64: dts: freescale: add MR-NAVQ95 basic board support Date: Mon, 14 Sep 2026 04:30:10 -0700 Message-ID: <20260914113010.988-3-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260914113010.988-1-laurentiumihalcea111@gmail.com> References: <20260914113010.988-1-laurentiumihalcea111@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Laurentiu Mihalcea Add basic support for NXP's MR-NAVQ95 board. This board is designed for robotics applications (e.g. drones, rovers, humanoids, etc..) and has the following hardware feats (list is not exhaustive): * based on i.MX95 19x19 SoC * 64GB eMMC * 16GB of LPDDR5 memory * 1 x USB 2.0 TypeC * 1 x USB 3.0 TypeC * 1 x RJ45 port with RTL8211 PHY The support targets revision B of the board. Signed-off-by: Laurentiu Mihalcea --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx95-navq.dts | 228 +++++++++++++++++++ 2 files changed, 229 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx95-navq.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index 984642146dd9..b6dd7040c385 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -947,6 +947,7 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-evk-sof.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-frdm-pro.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-aquila-clover.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-aquila-dev.dtb +dtb-$(CONFIG_ARCH_MXC) +=3D imx95-navq.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-toradex-smarc-dev.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-tqma9596la-mba95xxca.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-tqma9596sa-mb-smarc-2.dtb diff --git a/arch/arm64/boot/dts/freescale/imx95-navq.dts b/arch/arm64/boot= /dts/freescale/imx95-navq.dts new file mode 100644 index 000000000000..7860c113e9e0 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-navq.dts @@ -0,0 +1,228 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2026 NXP + */ + +/dts-v1/; + +#include "imx95.dtsi" + +/ { + model =3D "NXP MR-NAVQ95"; + compatible =3D "fsl,imx95-navq", "fsl,imx95"; + + aliases { + ethernet0 =3D &enetc_port0; + mmc0 =3D &usdhc1; + mmc1 =3D &usdhc2; + serial0 =3D &lpuart1; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + memory@80000000 { + device_type =3D "memory"; + /* actual size filled in by the bootloader */ + reg =3D <0x0 0x80000000 0 0x80000000>; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible =3D "regulator-fixed"; + bootph-pre-ram; + enable-active-high; + gpios =3D <&gpio3 7 GPIO_ACTIVE_HIGH>; + off-on-delay-us =3D <12000>; + pinctrl-0 =3D <&pinctrl_reg_usdhc2_vmmc>; + pinctrl-names =3D "default"; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "VDD_SD2_3V3"; + }; +}; + +&edma1 { + /* owned by M7 */ + status =3D "reserved"; +}; + +&edma2 { + /* channels 30-63 owned by M7 */ + dma-channels =3D <30>; +}; + +&enetc_port0 { + phy-handle =3D <ðphy0>; + phy-mode =3D "rgmii-id"; + pinctrl-0 =3D <&pinctrl_enetc0>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&lpi2c3 { + clock-frequency =3D <400000>; + pinctrl-0 =3D <&pinctrl_lpi2c3>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + i2c3_gpio_expander_21: gpio-expander@21 { + compatible =3D "nxp,pcal6408"; + reg =3D <0x21>; + #gpio-cells =3D <2>; + gpio-controller; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupt-parent =3D <&gpio4>; + interrupts =3D <27 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&pinctrl_i2c3_gpio_expander_21>; + pinctrl-names =3D "default"; + }; +}; + +&lpuart1 { + bootph-pre-ram; + pinctrl-0 =3D <&pinctrl_uart1>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&netc_blk_ctrl { + status =3D "okay"; +}; + +&netc_emdio { + pinctrl-0 =3D <&pinctrl_emdio>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + ethphy0: ethernet-phy@1 { + compatible =3D "ethernet-phy-id001c.c916"; + reg =3D <1>; + reset-assert-us =3D <10000>; + reset-deassert-us =3D <80000>; + reset-gpios =3D <&i2c3_gpio_expander_21 1 GPIO_ACTIVE_LOW>; + realtek,clkout-disable; + }; +}; + +&scmi_iomuxc { + pinctrl_emdio: emdiogrp { + fsl,pins =3D , + ; + }; + + pinctrl_enetc0: enetc0grp { + fsl,pins =3D , + , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_i2c3_gpio_expander_21: i2c3gpioexpander21grp { + fsl,pins =3D ; + }; + + pinctrl_lpi2c3: lpi2c3grp { + fsl,pins =3D , + ; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + bootph-pre-ram; + fsl,pins =3D ; + }; + + pinctrl_uart1: uart1grp { + bootph-pre-ram; + fsl,pins =3D , + ; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + bootph-pre-ram; + fsl,pins =3D , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc1: usdhc1grp { + bootph-pre-ram; + fsl,pins =3D , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + bootph-pre-ram; + fsl,pins =3D ; + }; + + pinctrl_usdhc2: usdhc2grp { + bootph-pre-ram; + fsl,pins =3D , + , + , + , + , + , + ; + }; +}; + +&usdhc1 { + bootph-pre-ram; + bus-width =3D <8>; + no-sd; + no-sdio; + non-removable; + pinctrl-0 =3D <&pinctrl_usdhc1>; + pinctrl-1 =3D <&pinctrl_usdhc1>; + pinctrl-2 =3D <&pinctrl_usdhc1_200mhz>; + pinctrl-3 =3D <&pinctrl_usdhc1>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + + status =3D "okay"; +}; + +&usdhc2 { + bootph-pre-ram; + bus-width =3D <4>; + cd-gpios =3D <&gpio3 0 GPIO_ACTIVE_LOW>; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + vmmc-supply =3D <®_usdhc2_vmmc>; + + status =3D "okay"; +}; --=20 2.53.0