From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6E15740B6F9; Mon, 14 Sep 2026 08:40:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375250; cv=none; b=cYyRh6yrJSHoQCoJQ/FzXXxm30Ou/DfWmZABLvDY78FrqgC2HwKWmPpCo/cw66PfzQAhd4tGbD8twmusbYIcB8ck6TfH1C1OMg0n81JAAHgZQGhQ817jBwiBXW5oX72CmGXwnSfh1hREnrSGBp8cbYTgyBZ9mTBtVnJnzgcjsOI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375250; c=relaxed/simple; bh=18r0XAqCJ76s2RuqFl+4tNlTHR+ejQrbrrCAq03SSGY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JEIj4nlGi40uEdeSpVjil8NOLuNhp7r08X234oVvbrG8J7emaXCBakgkWazvwdlS1adxSmL5ZJZKduIwFSmk0ySxmB+b8dEeMsracTxMpvVM7YSbizmkRuS7cRARkyG5aKPyKkTHlFMZ912obnornTW0FYBgh2G6Q2WNx9TV9DI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=VqBH3Qgx; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=nQ06R7zN; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="VqBH3Qgx"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="nQ06R7zN" Received: from phl-compute-08.internal (phl-compute-08.internal [10.202.2.48]) by mailfhigh.phl.internal (Postfix) with ESMTP id 024A814000C1; Mon, 14 Sep 2026 04:40:41 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-08.internal (MEProxy); Mon, 14 Sep 2026 04:40:41 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375240; x=1789461640; bh=L7XzflKdxKasy8LcjU5EE9H6OtqvXg66LF/gVw5nJ3E=; b= VqBH3QgxgAsFepybzLzvEb8qoE5AS1yX5HDataVKqsJSSzlPUnGCdQ1wuxPHD2Vg 9jbtI2xha0sGnJQGmLO4uyWmt3qEAxHP7cJiB49lT7lWoBWo5fBrCbyxZGYoIM6C bof6g2nqVq/QG1RwxRW7D2Y4OxIjhDFY/+fCL0yfe8Dnwi+KaYM/71ATC6MIFZz2 ugIDxf8n7NJkGMXvpkMnK0DGf6KM5yrK+pDdiICEVDu7NOTs7Ax+hF4PZeSgZWAq 62El/C91qfvZMDjYW/3r1CRv9kzXEkfaD/1/WK8uoPfgLU4gnSfhWV3Ow63JZlTn GWiSASuiP2l7Irym1n1Raw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375240; x= 1789461640; bh=L7XzflKdxKasy8LcjU5EE9H6OtqvXg66LF/gVw5nJ3E=; b=n Q06R7zNB9Wj8kWb7kLmZ9d0uqxrVZv5RROsnKu0x2YNkU1X4I2MJCJQg1ugF3cQU 8l7/O/JlxZWIdbmK22ZD3W8Twte7nxDr055yn3+C0URWw7zt30CuNnp8IVI7GLnN Rf2IQl6CWY8+JCKVyNRJ8d0wdneBSR/Zr/30F0mc6gOlacTbsJXC6j8c5MsV2U26 KhNwml8fDYDWz284NQpIhm6MK051Zs1/cRnFTJBR7zGNbNlwz7cIYz3EdkvQTZCl wgU2h3ho8n8HQHT1U/gKpzSPheHavSL6t68MciDC57CKtD2sfL0+m3vobppp0nLF hQawKIx4wy50QVK/xt4sQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTE4K6JMrxd6sPzZVNrePGCzWSArxKGqIFy2UwUC7nS/ZY+sStdcZ7vmPmE2pNoHZC 9MiqcQ5OXckdWGFiy01IJr2JkZ+n3p+fcnek7D1Qwk8LgHRtAPwJ3G0I5cz7ZhSuemTIJc i9Rs6SyTtRrS0p1PgXmcVZpifTNEIm8RuZjsFaFCWemyhP462rhvuOdftkbms6ekvvuLIV 6HeACEZ35ia1OWZxWsqljJDvRhxvUU8yfY+GnRLK37wYdoIiqubcn305EIee0gH5ypsRyC 0b6zJacisih6eDtoNCnZwnv1woWj2R2DHm/YruUPQexvu5t1hokHp9I+EwChY3zqidyUBq u0GD95jRcDW6FTgoDbIdMcKs3+RGgLBSzxy9oYYM9yuORvx0Vryp6LdrHdxt6XhDJWrK2v d9UJO0vX4c4FkEH9F9BxddkUnFxXRtNPfK758L/+qTNhSekQ01dKMGfhtC3Ug8/U/iAZP+ SrAccdXTqNn5UEBLGDcBxqvl4b9APqrAw+5RQumh5Jpv9VnZfJn2eTtVEK49zsQnW2Flwu /ly4zJJpRGIjy2H+3E3JefOlLhkp/SAh3IPNTUU5hA0NvuRZxgjhdEFxTyOA1v8iQ4B7pK tYVpIyVoAST0iihUsuQPD7xC7qRxPYI6qLB+A5satWddhtTCZTqgVJo7qViA X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:40 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:31 +0200 Subject: [PATCH v2 01/13] arm64: dts: apple: t603x: Fix all blank line dt-check-style issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-1-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=10244; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=18r0XAqCJ76s2RuqFl+4tNlTHR+ejQrbrrCAq03SSGY=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm5mOrZe7UCiUdmBn9lUuTv+WnIbf7ncOGC6ZpD0j1 9Z22zq/jlIWBjEuBlkxRZYk7ZcdDKtrFGNqH4TBzGFlAhnCwMUpABO5fZaRYZ7hp6lZZ1aysily 6bD9VlvKu1l1CtOiY42h4j9WnF1T4MPIcOtooh1z+PT+uXt13+Qsda/YINUY9GGR5OkLKXOe5Ey N4QAA X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes dt-check-style 'blank-lines' and 'required-blank-lines' issues reported in strict mode. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6030-pmgr.dtsi | 1 - arch/arm64/boot/dts/apple/t6030.dtsi | 18 ++++++++++++++++++ arch/arm64/boot/dts/apple/t6031-base.dtsi | 13 +++++++++++++ arch/arm64/boot/dts/apple/t6031-die0.dtsi | 10 ++++++++++ arch/arm64/boot/dts/apple/t6031-pmgr.dtsi | 6 ++++++ arch/arm64/boot/dts/apple/t6032-j575d.dts | 3 ++- arch/arm64/boot/dts/apple/t6032.dtsi | 13 +++++++++++++ arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi | 4 +++- 8 files changed, 65 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6030-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t6030-pmgr.dtsi index 932388ea13c9..b890d622566e 100644 --- a/arch/arm64/boot/dts/apple/t6030-pmgr.dtsi +++ b/arch/arm64/boot/dts/apple/t6030-pmgr.dtsi @@ -1434,4 +1434,3 @@ ps_atc3_usb: power-controller@f0 { power-domains =3D <&ps_atc3_usb_aon>, <&ps_atc3_common>; }; }; - diff --git a/arch/arm64/boot/dts/apple/t6030.dtsi b/arch/arm64/boot/dts/app= le/t6030.dtsi index 5ff12edfc553..0bfa8db59db4 100644 --- a/arch/arm64/boot/dts/apple/t6030.dtsi +++ b/arch/arm64/boot/dts/apple/t6030.dtsi @@ -24,18 +24,23 @@ cluster0 { core0 { cpu =3D <&cpu_e00>; }; + core1 { cpu =3D <&cpu_e01>; }; + core2 { cpu =3D <&cpu_e02>; }; + core3 { cpu =3D <&cpu_e03>; }; + core4 { cpu =3D <&cpu_e04>; }; + core5 { cpu =3D <&cpu_e05>; }; @@ -45,18 +50,23 @@ cluster1 { core0 { cpu =3D <&cpu_p00>; }; + core1 { cpu =3D <&cpu_p01>; }; + core2 { cpu =3D <&cpu_p02>; }; + core3 { cpu =3D <&cpu_p03>; }; + core4 { cpu =3D <&cpu_p04>; }; + core5 { cpu =3D <&cpu_p05>; }; @@ -254,6 +264,7 @@ i2c1: i2c@289014000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c1>; + status =3D "disabled"; }; =20 @@ -268,6 +279,7 @@ i2c2: i2c@289018000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c2>; + status =3D "disabled"; }; =20 @@ -282,6 +294,7 @@ i2c3: i2c@28901c000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c3>; + status =3D "disabled"; }; =20 @@ -296,6 +309,7 @@ i2c4: i2c@289020000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c4>; + status =3D "disabled"; }; =20 @@ -310,6 +324,7 @@ i2c6: i2c@289028000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c6>; + status =3D "disabled"; }; =20 @@ -324,6 +339,7 @@ i2c8: i2c@289030000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c8>; + status =3D "disabled"; }; =20 @@ -333,6 +349,7 @@ fpwm0: pwm@289040000 { power-domains =3D <&ps_fpwm0>; clocks =3D <&clkref>; #pwm-cells =3D <2>; + status =3D "disabled"; }; =20 @@ -349,6 +366,7 @@ serial0: serial@289200000 { clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; power-domains =3D <&ps_uart0>; + status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/apple/t6031-base.dtsi b/arch/arm64/boot/dt= s/apple/t6031-base.dtsi index 74e1fa51242d..6df3be68d740 100644 --- a/arch/arm64/boot/dts/apple/t6031-base.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-base.dtsi @@ -20,12 +20,15 @@ cluster0 { core0 { cpu =3D <&cpu_e00>; }; + core1 { cpu =3D <&cpu_e01>; }; + core2 { cpu =3D <&cpu_e02>; }; + core3 { cpu =3D <&cpu_e03>; }; @@ -35,18 +38,23 @@ cluster1 { core0 { cpu =3D <&cpu_p00>; }; + core1 { cpu =3D <&cpu_p01>; }; + core2 { cpu =3D <&cpu_p02>; }; + core3 { cpu =3D <&cpu_p03>; }; + core4 { cpu =3D <&cpu_p04>; }; + core5 { cpu =3D <&cpu_p05>; }; @@ -56,18 +64,23 @@ cluster2 { core0 { cpu =3D <&cpu_p10>; }; + core1 { cpu =3D <&cpu_p11>; }; + core2 { cpu =3D <&cpu_p12>; }; + core3 { cpu =3D <&cpu_p13>; }; + core4 { cpu =3D <&cpu_p14>; }; + core5 { cpu =3D <&cpu_p15>; }; diff --git a/arch/arm64/boot/dts/apple/t6031-die0.dtsi b/arch/arm64/boot/dt= s/apple/t6031-die0.dtsi index cffab6b51d12..932c97579f99 100644 --- a/arch/arm64/boot/dts/apple/t6031-die0.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-die0.dtsi @@ -71,6 +71,7 @@ i2c1: i2c@391014000 { power-domains =3D <&ps_i2c1>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -85,6 +86,7 @@ i2c2: i2c@391018000 { power-domains =3D <&ps_i2c2>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -99,6 +101,7 @@ i2c3: i2c@39101c000 { power-domains =3D <&ps_i2c3>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -113,6 +116,7 @@ i2c4: i2c@391020000 { power-domains =3D <&ps_i2c4>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -127,6 +131,7 @@ i2c5: i2c@391024000 { power-domains =3D <&ps_i2c5>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -141,6 +146,7 @@ i2c6: i2c@391028000 { power-domains =3D <&ps_i2c6>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -155,6 +161,7 @@ i2c7: i2c@39102c000 { power-domains =3D <&ps_i2c7>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -169,6 +176,7 @@ i2c8: i2c@391030000 { power-domains =3D <&ps_i2c8>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -178,6 +186,7 @@ fpwm0: pwm@391040000 { power-domains =3D <&ps_fpwm0>; clocks =3D <&clkref>; #pwm-cells =3D <2>; + status =3D "disabled"; }; =20 @@ -194,6 +203,7 @@ serial0: serial@391200000 { clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; power-domains =3D <&ps_uart0>; + status =3D "disabled"; }; }; diff --git a/arch/arm64/boot/dts/apple/t6031-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t6031-pmgr.dtsi index f80ee5f7ebcf..721ab2e9fd4b 100644 --- a/arch/arm64/boot/dts/apple/t6031-pmgr.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-pmgr.dtsi @@ -1383,6 +1383,7 @@ DIE_NODE(ps_afi_d2d_0): power-controller@2d0 { #reset-cells =3D <0>; label =3D DIE_LABEL(afi_d2d_0); apple,always-on; + status =3D "disabled"; }; =20 @@ -1393,6 +1394,7 @@ DIE_NODE(ps_afi_d2d_1): power-controller@2e0 { #reset-cells =3D <0>; label =3D DIE_LABEL(afi_d2d_1); apple,always-on; + status =3D "disabled"; }; =20 @@ -1403,6 +1405,7 @@ DIE_NODE(ps_afc_d2d_0): power-controller@2f0 { #reset-cells =3D <0>; label =3D DIE_LABEL(afc_d2d_0); apple,always-on; + status =3D "disabled"; }; =20 @@ -1413,6 +1416,7 @@ DIE_NODE(ps_afc_d2d_1): power-controller@300 { #reset-cells =3D <0>; label =3D DIE_LABEL(afc_d2d_1); apple,always-on; + status =3D "disabled"; }; =20 @@ -1423,6 +1427,7 @@ DIE_NODE(ps_afr_d2d_0): power-controller@310 { #reset-cells =3D <0>; label =3D DIE_LABEL(afr_d2d_0); apple,always-on; + status =3D "disabled"; }; =20 @@ -1433,6 +1438,7 @@ DIE_NODE(ps_afr_d2d_1): power-controller@320 { #reset-cells =3D <0>; label =3D DIE_LABEL(afr_d2d_1); apple,always-on; + status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/apple/t6032-j575d.dts b/arch/arm64/boot/dt= s/apple/t6032-j575d.dts index 56edfb1139fb..71f4a00e1b1c 100644 --- a/arch/arm64/boot/dts/apple/t6032-j575d.dts +++ b/arch/arm64/boot/dts/apple/t6032-j575d.dts @@ -30,8 +30,9 @@ framebuffer0: framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ - status =3D "disabled"; power-domains =3D <&ps_dispext0_cpu>; + + status =3D "disabled"; }; }; =20 diff --git a/arch/arm64/boot/dts/apple/t6032.dtsi b/arch/arm64/boot/dts/app= le/t6032.dtsi index 0a966370cc82..aa48f2483fbb 100644 --- a/arch/arm64/boot/dts/apple/t6032.dtsi +++ b/arch/arm64/boot/dts/apple/t6032.dtsi @@ -33,12 +33,15 @@ cluster3 { core0 { cpu =3D <&cpu_e10>; }; + core1 { cpu =3D <&cpu_e11>; }; + core2 { cpu =3D <&cpu_e12>; }; + core3 { cpu =3D <&cpu_e13>; }; @@ -48,18 +51,23 @@ cluster4 { core0 { cpu =3D <&cpu_p20>; }; + core1 { cpu =3D <&cpu_p21>; }; + core2 { cpu =3D <&cpu_p22>; }; + core3 { cpu =3D <&cpu_p23>; }; + core4 { cpu =3D <&cpu_p24>; }; + core5 { cpu =3D <&cpu_p25>; }; @@ -69,18 +77,23 @@ cluster5 { core0 { cpu =3D <&cpu_p30>; }; + core1 { cpu =3D <&cpu_p31>; }; + core2 { cpu =3D <&cpu_p32>; }; + core3 { cpu =3D <&cpu_p33>; }; + core4 { cpu =3D <&cpu_p34>; }; + core5 { cpu =3D <&cpu_p35>; }; diff --git a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi b/arch/arm64/bo= ot/dts/apple/t603x-j514-j516.dtsi index 517b84c183ca..3ac8a2f0723b 100644 --- a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi +++ b/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi @@ -35,8 +35,9 @@ framebuffer0: framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ - status =3D "disabled"; power-domains =3D <&ps_disp_fe>; + + status =3D "disabled"; }; }; =20 @@ -47,6 +48,7 @@ memory@10000000000 { =20 led-controller { compatible =3D "pwm-leds"; + led-0 { pwms =3D <&fpwm0 0 40000>; function =3D LED_FUNCTION_KBD_BACKLIGHT; --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6869F40F749; Mon, 14 Sep 2026 08:40:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375250; cv=none; b=XdDrNc3B1utrHiufYD+uru04/bp2qAzzeN8WldB7ymqx1Et7I8ajpfdyO3+3dQuK/64YHyWhAo2Q5kr/gv6vODS+BWms/Ggct67xJRGA7HeiieP5+k1s7+wPXtvhkBwAERm0r3jY/zos5XyWbU+ErWeF0LAvYrVOgQXPmqr4CRM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375250; c=relaxed/simple; bh=UtrP7ky+ia0X5EdOIrkOzleqCu52VefQgEqHWJ/EJ1I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MGT82n8YM1sFWjDC4Ap0wGoMWsc4GEKK3zzxjiukx1UVYKpTPE4V+dwm+68XKTqEoo0Zk8ATX+606kMHNt253QiwDFa1IRDAz3fWiULLHjto6Fd70teEvB4utP5g66qqZSN3mJaAtFrmy0VsFmUPrz5II8XlpD97TUrjaf4vE2c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=Whl85dE2; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=Xn08JsaY; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="Whl85dE2"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="Xn08JsaY" Received: from phl-compute-04.internal (phl-compute-04.internal [10.202.2.44]) by mailfhigh.phl.internal (Postfix) with ESMTP id AA29C1400123; Mon, 14 Sep 2026 04:40:42 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-04.internal (MEProxy); Mon, 14 Sep 2026 04:40:42 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375242; x=1789461642; bh=UfqM1lG2CJRosE3K9vNpiLxEng508TmpFvN7XfosmNk=; b= Whl85dE2IFe/QFJJYbBUPk0bqpuEOolN7XN07bq50RCUgjugcjDg1zHvfwX5sZsC szTiiD8SavLmvQiWXgxf9DOd3BYuVlWcHhN/CQWvE1JssMGRjgHyFMNgEN69/PjC dRAPvFKXPONrDyGr+yDrk2kr4pNMWXmxSUPZneDA9LeGZAN6UXXsoiJrgfLwe8KD YIWpNHoaAH7yiwhejOefGtMK1kH/bJ+ui8NaZkQmt3TdQNz283N0SupC/z8wOijg nH2t7QT+edDhCg/OOVd198NSl83AYZHhGzClhx6ruhwjfTpw4zV7yZjq3MduulzK N8ookf7AtbtAzc69S5XBWg== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375242; x= 1789461642; bh=UfqM1lG2CJRosE3K9vNpiLxEng508TmpFvN7XfosmNk=; b=X n08JsaYThMg6abwnDFq9zJlugwdps5fuREyYH4rQEkmb58EoAKrQUGmNFnskUL5K dL9o7eaF8jXk6/YZ+HY52dbn1r0+ZP/PKjjNA3ZADmRPgrG5kmsci11VuWdJtfkf IoHzYeub3ZDW5G2M3DAkPAmhRQfOMdBYheR4Ag9pOm3lNlCNi8zxMg5+ry39qLyT drPEv8GUBy7h8vCg2bZVekqHp+0atLkN2MqhLvjHleoaeEP5njqpG5zuRO4N1vTq qLIDsOXkvIOG7a3Pz6agOStsNPtPspFzmwmDrXKhSMEPT88ItRuD+K1kKDabS8ih OAAMAm9+ONW/cxv4ToqtQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTE4K6JMrxd6sPzZVNrePGCzWSArxKGqIFy2UwUC7nS/ZY+sStdcZ7vmPmE2pNoHZC 9MiqcQ5OXckdWGFiy01IJr2JkZ+n3p+fcnek7D1Qwk8LgHRtAPwJ3G0I5cz7ZhSuemTIJc i9Rs6SyTtRrS0p1PgXmcVZpifTNEIm8RuZjsFaFCWemyhP462rhvuOdftkbms6ekvvuLIV 6HeACEZ35ia1OWZxWsqljJDvRhxvUU8yfY+GnRLK37wYdoIiqubcn305EIee0gH5ypsRyC 0b6zJacisih6eDtoNCnZwnv1woWj2R2DHm/YruUPQexvu5t1hokHp9I+EwChY3zqidyUaw fI+7gl6UABp9qmpgEscVANnSqzAGsFihEQeA2VLEZCrVXNtWQnP6UEXahkHIPQ8bi8r7dM l5To4+JvUap3zlFHayIr/mvqqeeZcEJlBsPKDFj/zOtICnEQD2Hu05CDtUIvtuEXcOgUtY PLlw9R7yb98MDuQMr52ClRhbuVJqNk8/uG22RQO5IOkiDI/DAdfGPXeCq0cJFIdbqTVjYQ hD6tO97+p6z0Na1mi/vWsGTZ+/hyzPpGWitIH7cTZDTP6vl4eoSvCvoFLuH/FnuYhGvlk2 LZAIjlVPxRSmn8JiuZDbNInxtchkYhMUoPf/Wn8Wlh5RYgS/4hQSxf8bWIlw X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:42 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:32 +0200 Subject: [PATCH v2 02/13] arm64: dts: apple: t8122: Fix blank line related dt-check-style issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-2-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4776; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=UtrP7ky+ia0X5EdOIrkOzleqCu52VefQgEqHWJ/EJ1I=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm5nTFhgpX97x9OH+3GjPDx/fH+886rj0xWPuBmUBe acujmytjlIWBjEuBlkxRZYk7ZcdDKtrFGNqH4TBzGFlAhnCwMUpABNZzszwv8qOP+Pi41u9quKR P7i+rBKJeXRim/OshIKFWV8/bJjKy8TI8NgxVyNDiPc3749p/W13PoT0zpjdHrs8e81T3rrtxTs m8wEA X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes dt-check-style 'blank-lines' and 'required-blank-lines' issues reported in strict mode. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122-j504.dts | 2 +- arch/arm64/boot/dts/apple/t8122-j613.dts | 1 + arch/arm64/boot/dts/apple/t8122-j615.dts | 1 + arch/arm64/boot/dts/apple/t8122-jxxx.dtsi | 1 + arch/arm64/boot/dts/apple/t8122-pmgr.dtsi | 1 - arch/arm64/boot/dts/apple/t8122.dtsi | 14 +++++++++++++- 6 files changed, 17 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122-j504.dts b/arch/arm64/boot/dts= /apple/t8122-j504.dts index 464491b55b01..d9e8016e84a2 100644 --- a/arch/arm64/boot/dts/apple/t8122-j504.dts +++ b/arch/arm64/boot/dts/apple/t8122-j504.dts @@ -20,6 +20,7 @@ / { =20 led-controller { compatible =3D "pwm-leds"; + led-0 { pwms =3D <&fpwm1 0 40000>; label =3D "kbd_backlight"; @@ -34,4 +35,3 @@ led-0 { &fpwm1 { status =3D "okay"; }; - diff --git a/arch/arm64/boot/dts/apple/t8122-j613.dts b/arch/arm64/boot/dts= /apple/t8122-j613.dts index 51894ea705e7..127a4c2d8577 100644 --- a/arch/arm64/boot/dts/apple/t8122-j613.dts +++ b/arch/arm64/boot/dts/apple/t8122-j613.dts @@ -19,6 +19,7 @@ / { =20 led-controller { compatible =3D "pwm-leds"; + led-0 { pwms =3D <&fpwm1 0 40000>; label =3D "kbd_backlight"; diff --git a/arch/arm64/boot/dts/apple/t8122-j615.dts b/arch/arm64/boot/dts= /apple/t8122-j615.dts index 2a1970c1bc90..9ef7791e2f32 100644 --- a/arch/arm64/boot/dts/apple/t8122-j615.dts +++ b/arch/arm64/boot/dts/apple/t8122-j615.dts @@ -19,6 +19,7 @@ / { =20 led-controller { compatible =3D "pwm-leds"; + led-0 { pwms =3D <&fpwm1 0 40000>; label =3D "kbd_backlight"; diff --git a/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi b/arch/arm64/boot/dt= s/apple/t8122-jxxx.dtsi index dd85f0c9fb1e..b9576e4164a3 100644 --- a/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi +++ b/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi @@ -26,6 +26,7 @@ framebuffer0: framebuffer@0 { reg =3D <0 0 0 0>; /* To be filled by loader */ power-domains =3D <&ps_disp_cpu>, <&ps_dptx_ext_phy>; /* Format properties will be added by loader */ + status =3D "disabled"; }; }; diff --git a/arch/arm64/boot/dts/apple/t8122-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t8122-pmgr.dtsi index 64093792e0ad..3f8be74b5ea8 100644 --- a/arch/arm64/boot/dts/apple/t8122-pmgr.dtsi +++ b/arch/arm64/boot/dts/apple/t8122-pmgr.dtsi @@ -1004,7 +1004,6 @@ ps_disp_cpu: power-controller@10000 { }; =20 &pmgr_mini { - ps_debug_gated: power-controller@0 { compatible =3D "apple,t8122-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; reg =3D <0x0 4>; diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index 1ee61c5b3409..de09989c5663 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -29,12 +29,15 @@ cluster0 { core0 { cpu =3D <&cpu_e0>; }; + core1 { cpu =3D <&cpu_e1>; }; + core2 { cpu =3D <&cpu_e2>; }; + core3 { cpu =3D <&cpu_e3>; }; @@ -44,12 +47,15 @@ cluster1 { core0 { cpu =3D <&cpu_p0>; }; + core1 { cpu =3D <&cpu_p1>; }; + core2 { cpu =3D <&cpu_p2>; }; + core3 { cpu =3D <&cpu_p3>; }; @@ -197,6 +203,7 @@ i2c0: i2c@2a1010000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c0>; + status =3D "disabled"; }; =20 @@ -211,6 +218,7 @@ i2c1: i2c@2a1014000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c1>; + status =3D "disabled"; }; =20 @@ -225,6 +233,7 @@ i2c2: i2c@2a1018000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c2>; + status =3D "disabled"; }; =20 @@ -239,6 +248,7 @@ i2c3: i2c@2a101c000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c3>; + status =3D "disabled"; }; =20 @@ -253,6 +263,7 @@ i2c4: i2c@2a1020000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c4>; + status =3D "disabled"; }; =20 @@ -262,6 +273,7 @@ fpwm1: pwm@2a1044000 { power-domains =3D <&ps_fpwm1>; clocks =3D <&clkref>; #pwm-cells =3D <2>; + status =3D "disabled"; }; =20 @@ -278,6 +290,7 @@ serial0: serial@2a1200000 { clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; power-domains =3D <&ps_uart0>; + status =3D "disabled"; }; =20 @@ -356,7 +369,6 @@ i2c4_pins: i2c4-pins { pinmux =3D , ; }; - }; =20 pinctrl_nub: pinctrl@2e41f0000 { --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fout-a7-smtp.messagingengine.com (fout-a7-smtp.messagingengine.com [103.168.172.150]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3A3A8411FA1; Mon, 14 Sep 2026 08:40:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.150 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375262; cv=none; b=gGbHVvPjzhDbAi6+T/kDt+Yxw7TS1804PuZvFAI9DGDUEeHL34uNozhUiNo1YE9LSkh8iFBbTfoHx0aTQ41Ua8MeALPG6R9wM0hj0y4gvO32Yn5swY1kvKAsdBaMNyXgxlN1yo3xzDYwOTakPw5SDpTPTzszoJVtvj5BAHW8pJw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375262; c=relaxed/simple; bh=KQEtZ8nZptaMvldtSk9ZHKjNUaBiwDDrzs1q02ay9Lo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CUouqCVhZX+bvul/byVUUviRd8h86TrutDBfhMhe/DwfOmgC8HZZOVpH8L9CFtp2GKXNby/SsPyVbAk9hkaj5Uh5Z/ZzmpwFHGojus300Xefo8RJu/oRk+HFqtPNa0KN+ZDb5QAiWkn0mLlHnzVYYpQA0nGLQx9gbKO1evyuKQ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=UCOMoXcj; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=Bx3qDIag; arc=none smtp.client-ip=103.168.172.150 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="UCOMoXcj"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="Bx3qDIag" Received: from phl-compute-05.internal (phl-compute-05.internal [10.202.2.45]) by mailfout.phl.internal (Postfix) with ESMTP id 66798EC05DD; Mon, 14 Sep 2026 04:40:44 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-05.internal (MEProxy); Mon, 14 Sep 2026 04:40:44 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375244; x=1789461644; bh=gGNuYks9l8k6RKHlJoOk84pwpKQUzci+L+rdDp6XAgo=; b= UCOMoXcjKmYD2m94fFit3OJazyOvGTIhgBBiRAr9ABckNObQyUcBLSS1iDGo8CEB AfMsKKGRlfQezciTFiwWO1AdlO8aM16bdUU5LtGXeSDX/TYRl5a2OeyIT9hovKEF wIabNn2UsRnn/vTUX6erhUHzM5mS4XK1JNkePi0fhzRY1fTWhPd2r4UgKruoR/HA x5j+AklXz2LILMX+DSXW5e2uu6POgbWRtD1keP0uQLJtBIW5T+1K/B49LXU1Vr1a 54VK0QT53SNnWgdBUFOPdE+FU0fqerBQ3hrzcXJI2eHITF4w4rJNZuPYWcSSZiRc mt41tzc8DxYjV/7rUQe80w== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375244; x= 1789461644; bh=gGNuYks9l8k6RKHlJoOk84pwpKQUzci+L+rdDp6XAgo=; b=B x3qDIag+XGhm6Xen0m9AznhH6a3oeFXjnQwMIlheBEsPUlk4954qyMBgR1lOQGP8 8q1Eg03nHO0GFJk1TEtVI5GjF9RiT6i+i7D9JlDWS3NobKReN/m6axW4cAXFGNgs eds3NYI9h2WAccSH3IzZBgWQa9ru2XA7hGByY7jEomLotOVEFDSVABfUyIjztVWT ifLerZNJZGx8qp6mBZL6iKpezvcI4O9IzPI1VwZuyc3eVsjx2t5E177XrU8WskZ2 gNMXx1+OjJaBNDNm428vZwN7tbWi4JOBQMQQ8XurOzqZJIkjasFNiQ/qz67Gyn2K NwWhDLtNY4aVORAq5Y38Q== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTE4K6JMrxd6sPzZVNrePGCzWSArxKGqIFy2UwUC7nS/ZY+sStdcZ7vmPmE2pNoHZC 9MiqcQ5OXckdWGFiy01IJr2JkZ+n3p+fcnek7D1Qwk8LgHRtAPwJ3G0I5cz7ZhSuemTIJc i9Rs6SyTtRrS0p1PgXmcVZpifTNEIm8RuZjsFaFCWemyhP462rhvuOdftkbms6ekvvuLIV 6HeACEZ35ia1OWZxWsqljJDvRhxvUU8yfY+GnRLK37wYdoIiqubcn305EIee0gH5ypsRyC 0b6zJacisih6eDtoNCnZwnv1woWj2R2DHm/YruUPQexvu5t1hokHp9I+EwChY3zqidyUDO mZSf5ieyc384TBYHAJiC0+L2HDaefkeOewdUYU5+K2fiLw9NovyDRVICv1RagdOjI0mqed xMoAPqzO7I5QedrLLyT6+10qQPfpO2pUCunDkH5nBsAFlG2piSNk/N9bpYlbmj5IMVv4jN eWKEW+yyvtLuYbUKjYWbcHX0Zhgi7TUAQ0/0yWJhfV/pmtQc2RSqqNU+UlUHznWH2iJflV jMbR/p3G7MH0fLs4NzlUHlxWayXo8yL8HSkcyUqqsP3zDXdtoCEc26dUxnMu+aIfsEZZ/v lfLnoUBHeRDBdtdYOtGBCdmAJjqRP2iU65LsiwA71EejVjJHsW2xNxDec0Yg X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:43 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:33 +0200 Subject: [PATCH v2 03/13] arm64: dts: apple: t603x: Fix child-name-order dt-check-style issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-3-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=3217; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=KQEtZ8nZptaMvldtSk9ZHKjNUaBiwDDrzs1q02ay9Lo=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm5klT7WLpe43mZ2q/OSky6yPyb0WRg7xapEGSk3JM cfduj06SlkYxLgYZMUUWZK0X3YwrK5RjKl9EAYzh5UJZAgDF6cATCQih+F/VsA9NUWdRc45W+wW Rn1TDqm8LMW2bRIfP59x7OuS3oo8RoYNnOu7Otd9DbwiOu3o8rynsv/33dYpi5lgMPN1S90mhsv sAA== X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Reorder child nodes by name to fix dt-check-style warnings. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6030.dtsi | 34 +++++++++++++++------------= ---- arch/arm64/boot/dts/apple/t6031-base.dtsi | 26 +++++++++++------------ 2 files changed, 30 insertions(+), 30 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6030.dtsi b/arch/arm64/boot/dts/app= le/t6030.dtsi index 0bfa8db59db4..0b5824c9f1bf 100644 --- a/arch/arm64/boot/dts/apple/t6030.dtsi +++ b/arch/arm64/boot/dts/apple/t6030.dtsi @@ -15,6 +15,13 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + clkref: clock-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "clkref"; + }; + cpus { #address-cells =3D <2>; #size-cells =3D <0>; @@ -220,23 +227,6 @@ l2_cache_1: l2-cache-1 { }; }; =20 - timer { - compatible =3D "arm,armv8-timer"; - interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; - interrupts =3D , - , - , - ; - }; - - clkref: clock-ref { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <24000000>; - clock-output-names =3D "clkref"; - }; - reserved-memory { #address-cells =3D <2>; #size-cells =3D <2>; @@ -537,6 +527,16 @@ pinctrl_aop: pinctrl@374824000 { #interrupt-cells =3D <2>; }; }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupt-parent =3D <&aic>; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; + interrupts =3D , + , + , + ; + }; }; =20 #include "t6030-pmgr.dtsi" diff --git a/arch/arm64/boot/dts/apple/t6031-base.dtsi b/arch/arm64/boot/dt= s/apple/t6031-base.dtsi index 6df3be68d740..667f32e9e606 100644 --- a/arch/arm64/boot/dts/apple/t6031-base.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-base.dtsi @@ -11,6 +11,13 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + clkref: clock-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "clkref"; + }; + cpus { #address-cells =3D <2>; #size-cells =3D <0>; @@ -285,6 +292,12 @@ l2_cache_2: l2-cache-2 { }; }; =20 + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + }; + timer { compatible =3D "arm,armv8-timer"; interrupt-parent =3D <&aic>; @@ -294,17 +307,4 @@ timer { , ; }; - - clkref: clock-ref { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <24000000>; - clock-output-names =3D "clkref"; - }; - - reserved-memory { - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - }; }; --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 35554411FA8; Mon, 14 Sep 2026 08:40:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375257; cv=none; b=u7oJsKejd9V0KsHVkqnzNQDCTGgwc7Oxb9xNqPAH0sldfJmAsgTcnZXVReyjWxT+aKCnuOljzzvKOMDKInRrukmBzel+r2DoP6gwXV+qUUMqboccQp5TUz3f9HHn1oAqC2Qm/KSNvgHmoKb+oQB66Za/QRce/vaBzCneQIwlgAc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375257; c=relaxed/simple; bh=1UsHloy/L2sarxFvpPUMHmIp2lRWVoyjmt1Tj9haRyA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hdIEyatrtPV6mCbiSWGm9B+aMH4HCrPnlUGbVBYeC1V5RvjfRUH7ZrxdUwV8fLEMvTTPVTWm1l8dm7/5OJ+T9bP1vc6zk4CuuRzQZGmeCivdSV4Va69JJl8ciGlpkakGqOMCIECeBB+FcDuiINZsPXyRUy57VB0BUz4gXaMzcKE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=BQ8gMpnO; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=cmxmLMYh; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="BQ8gMpnO"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="cmxmLMYh" Received: from phl-compute-08.internal (phl-compute-08.internal [10.202.2.48]) by mailfhigh.phl.internal (Postfix) with ESMTP id 03C51140009E; Mon, 14 Sep 2026 04:40:46 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-08.internal (MEProxy); Mon, 14 Sep 2026 04:40:46 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375246; x=1789461646; bh=qGCNF78R8wJOtYi2eSbyY81WkHIiBzIfw2hpbakjkPU=; b= BQ8gMpnOBAPndWSXYt//cK7WcDAoGl/T1nRA0GnvfNked0gr4kN9EPzDJhPMAMf/ 9Ufwd8hZm/49KwQKLNWMob+4MCXiIAMTYMijIc7ivasCQfWLG9PosgdhuE6yvvLB BrDmzNTbgo5ti8bLK/dNr4GTKnIopct9TEhw2vUlfYvU11XdkvL2qD2Lhw7Gh82e SDsVgKw2ghyqlwEQUTaoeXPox0WSR2CEjBAODfF9fmr6decfpwFZI+uQi2TkyGcK r0VFdQ7RIPDP6w+V8tNdaP/3FnOsilGrdjxF4oQDIaueDT+KvlCkAn8wat74ViUJ p66yp401+3PfQRA792zdEA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375246; x= 1789461646; bh=qGCNF78R8wJOtYi2eSbyY81WkHIiBzIfw2hpbakjkPU=; b=c mxmLMYhVWiGtSiDe968yKNA9aopHSLerhkKpyPJ//VKbMYNSfmrxpv1aiSvjnWmh D8FYRAeViV/eZMbLgvqg+L9EdQ1S7UK5BFIwUDMrXq6PR3Na9A3s1mRtKlIsUuwi paneC6KHFBBXF6lfY7FlpkVR4yWPykNUtD83ULaLuwjqxHK6HudBh1sITc8iCNPk sLsV/MdZAqv+cGEktBYu+pv1Boeb+dn6N2oyv/+Uuvk9KKh5JtPxzMcDuLRjRgrK YSKy/pKagI5c2NikjempUd2DN1jbHkWcdBoGfu/+ibyUP0cWPmHjroEJkf/uC2Jl x9drR0C7FG52aeJdGgfMQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTE4K6JMrxd6sPzZVNrePGCzWSArxKGqIFy2UwUC7nS/ZY+sStdcZ7vmPmE2pNoHZC 9MiqcQ5OXckdWGFiy01IJr2JkZ+n3p+fcnek7D1Qwk8LgHRtAPwJ3G0I5cz7ZhSuemTIJc i9Rs6SyTtRrS0p1PgXmcVZpifTNEIm8RuZjsFaFCWemyhP462rhvuOdftkbms6ekvvuLIV 6HeACEZ35ia1OWZxWsqljJDvRhxvUU8yfY+GnRLK37wYdoIiqubcn305EIee0gH5ypsRyC 0b6zJacisih6eDtoNCnZwnv1woWj2R2DHm/YruUPQexvu5t1hokHp9I+EwChY3zqidyUQy 3yAiyGB3X1Cjr2VvfEjsV7rs4+tSOLd+orK+v+d00vTve3WcpxhQPCJs7s1dhbwRhi96+0 J0ZvlEqgAGDGN9ZiQ3o4tz7663DiFJOhx50e4k0gf+GegkRIn6CmirzJJ9ZdCvJICzDbsg uV/NMcmKJiNwImigdyvqNN60K9mI4vCS2PWaRA+WD44n2K2DC4ZJxjjXoAzMczjAex8qYW Nm7HXqAirw+V4tRv5YdtThjSJYkl8WtqtUVxavk3vPc2T8fUNRe0xURM9sDQDUvFv2d/X/ weS18JmTPvdNalTEhMwIOeJSJ+/wNYtZAwDVKgdSfX2wwjqE+qeWgBvRLMcg X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:45 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:34 +0200 Subject: [PATCH v2 04/13] arm64: dts: apple: t8122: Fix child-name-order dt-check-style issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-4-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1986; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=1UsHloy/L2sarxFvpPUMHmIp2lRWVoyjmt1Tj9haRyA=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm5kvXt14+1BTGYOuJgunxNZ4reA9v3qu3Fj40iiVQ c//0Ue/jlIWBjEuBlkxRZYk7ZcdDKtrFGNqH4TBzGFlAhnCwMUpABNp0GX4X5gRu7/L8cjEOfOy /xj8mHKi8qb8vsO7juVnGdw/tnvN8y5GhvVqN0pr2DZ6tfO+CTM/4CrLOXX+lPZ9jC/DK+5mNSs xsgIA X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Reorder child nodes by name to fix dt-check-style warnings. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122.dtsi | 34 +++++++++++++++++---------------= -- 1 file changed, 17 insertions(+), 17 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index de09989c5663..481f68a570ec 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -20,6 +20,13 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + clkref: clock-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "clkref"; + }; + cpus { #address-cells =3D <2>; #size-cells =3D <0>; @@ -165,23 +172,6 @@ l2_cache_1: l2-cache-1 { }; }; =20 - timer { - compatible =3D "arm,armv8-timer"; - interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; - interrupts =3D , - , - , - ; - }; - - clkref: clock-ref { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <24000000>; - clock-output-names =3D "clkref"; - }; - soc { compatible =3D "simple-bus"; #address-cells =3D <2>; @@ -451,6 +441,16 @@ pinctrl_aop: pinctrl@2f4824000 { ; }; }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupt-parent =3D <&aic>; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; + interrupts =3D , + , + , + ; + }; }; =20 #include "t8122-pmgr.dtsi" --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fout-a7-smtp.messagingengine.com (fout-a7-smtp.messagingengine.com [103.168.172.150]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B0E841228D; Mon, 14 Sep 2026 08:40:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.150 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375255; cv=none; b=ZCJzoq17q3g0GAK7C7h0lM70/TcmYG5Ctcbuvv+j91Bn0cNrcWuz+QXMF5B9yfy5pZ/ft2IEftt5yAWmE2x8rJGHAcBZRG7Ln7TZr5IZ+Au/2Kysbpug8SjEpXyYVV+Fnn/pDay8sJHu5aBo0OFgrpumJg8Fj9rp8zOF5NkI5sQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375255; c=relaxed/simple; bh=p38AXMzca/I6aVtQpRZ8f+WAdxrgQ6IGXGdUO01HADo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AWkqQQDQN0Rj7u39nEXnpVfD0FYiazhmXL0R4bpwts/sPYP+6EU1T3oGmiUlS1z8pqE8R4l4raWzHfm5g95ZpVPcn+Cw+VLbxOdmfd5z1S6CkR4Pqn5ZujUlBLPu+fvipIoCyQQgFabP6nzLS2OSQ9Fws0YUYFuLMqUD9c7aU7U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=mK224PTj; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=gbOqJiLZ; arc=none smtp.client-ip=103.168.172.150 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="mK224PTj"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="gbOqJiLZ" Received: from phl-compute-05.internal (phl-compute-05.internal [10.202.2.45]) by mailfout.phl.internal (Postfix) with ESMTP id 9D6D2EC05AC; Mon, 14 Sep 2026 04:40:47 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-05.internal (MEProxy); Mon, 14 Sep 2026 04:40:47 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375247; x=1789461647; bh=WgpmBm1w1oITFxPAP3o9Uap1UqrLDPvPvUmM3o3SQQM=; b= mK224PTjCeeNC1y1pSAgo7yE3v3lkV4sneL/l+VzS1KQi/DJ+DvxBOZUH427t6Ld y8iFvZWRcHP18x6JXmoMdm5Llyov9AKa6aL0Jpq2QGYd7AbIaOeOapV50lyOxFRk qGYrctwy4HC6D+KxvW2RCjxqFGaTI59hxSK8LD4Y9GWLL9jWffObW2jbEhyUNvZ6 1gw9WNx9VTMtLaveUWjawKRrjlMUpl0KM1VQ/3EjTz058WQFFSlwuaqAXQzBnMOl PHAuDr7470ZQQZn/CDY+Gl1OSQ5pcDPVjfAULYh/SMVcZRNnTfOxs5dtuNxx0QoS giGQxmWL5O9BfD5+3IphqQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375247; x= 1789461647; bh=WgpmBm1w1oITFxPAP3o9Uap1UqrLDPvPvUmM3o3SQQM=; b=g bOqJiLZbdjOBe76tGVzWAGf6BOw5xXJDY2vFSPHFPEyqHyhp6GmBMXnRblB7HWEF diYZDZFqJhmx6Ee6+4pV/cU1yLlnyBl+CeuNz+ztwYECdfMJoa5HeFFyWIhhh8UR +H5in5czZ6QqTp/0TMYjzXGUfQ/a/Hh/DXMfucQm7H3k3dHHKWis3Yeb2SpFpTTa PhYKHxBOp2NmI+g5BTSzuI5JsiqYU6YdZ6Jw640I0REwKE0pj0yAjUEwZvEd0wLG 1Z7aVKoTVOQn4An5AkeE/ksro/afLoDXY7z1n/DTjhGmdZJtoUXk3I0sxD0Yi6GH hN6uZCeAeaCv+fIkKu4VA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTEDLHr0shzxwhX+29bUrq2gfJ1+uzQ4b4gKQs3bZHRMEcVi5+3e+WWMmXn4weJHF0 3tXMcFWQblGPPDQI4M9zHrzHMMgs0LXrEWCtY0HOKPhWUiTU65Hq4BSITitLFMR/nfR54A QBr3yt2+EqSebK505dZuX4BQiJBC2YrhM1cKA3YLwTBOhpwZfcQEF5yaMpHRvipvp5nbhM qXqI61aj3JPw2SHELjXQTGsoBh2Y/LuJTzIJZd7IArzAR6+91M7O+W1wr1s1KNxWnuZkuF hsZ8YwXBQsE0gAiTRFJnmiV46ucM1Ygc8cn9Pw17HkJ3S5rNQ8lRntZ8AGSg3kYW6wJPqP Rzqna8SlL4HWgXnCQ9Z1WfDGbd/ysOg7kHh2IGuKaN21mBVQXRnlUMd5M7e+tVoy5IQoJj CI0pve3R0GbSu4u6/Xh5roYbxY17dbTElfdHD7FG9nmE6FfWpVrB1bNjPsBmG8VM4ugKcr J4nfVWNwKxQD7fzvBapXs5hxKQ/jqryNJxetD43UD0BudBi3Q4wVOtUylRkECuTvQH59mn cTIGahfdtTZ158P1r4x4tytMtczbomo2y/cG1PYU1r3iRYVm58k242WyY4Ta8U4Zu3T5J1 mjOpnBkIjQpdu3AeY/UOcLNGbBKn9rM8bBl9Umi9OR3nR1B8i8v9nUqb8urA X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:47 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:35 +0200 Subject: [PATCH v2 05/13] arm64: dts: apple: t8122: Fix child-address-order dt-check-style issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-5-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2607; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=p38AXMzca/I6aVtQpRZ8f+WAdxrgQ6IGXGdUO01HADo=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm5mNDh3mapdmPVUtcrLxUPOGbXZNlm2RDzOzn3uwO NjFVqR0lLIwiHExyIopsiRpv+xgWF2jGFP7IAxmDisTyBAGLk4BmAjnF0aG7V19/VPZ53hcrSmM a0oPYjm94UPpp4W3Vdm37bNM5OZ9yfA//UuDx4weTu/32yY5f7fbdaDL9uKn8PTfTDGnV5pEC2j wAwA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Reorder device nodes in the soc node by their unit address. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122.dtsi | 60 ++++++++++++++++++--------------= ---- 1 file changed, 30 insertions(+), 30 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index 481f68a570ec..3c7677079a29 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -284,36 +284,6 @@ serial0: serial@2a1200000 { status =3D "disabled"; }; =20 - aic: interrupt-controller@2d1000000 { - compatible =3D "apple,t8122-aic3"; - #interrupt-cells =3D <3>; - interrupt-controller; - reg =3D <0x2 0xd1000000 0x0 0x184000>, - <0x2 0xd1040000 0x0 0x4>; - reg-names =3D "core", "event"; - power-domains =3D <&ps_aic>; - - affinities { - e-core-pmu-affinity { - apple,fiq-index =3D ; - cpus =3D <&cpu_e0 &cpu_e1 &cpu_e2 &cpu_e3>; - }; - - p-core-pmu-affinity { - apple,fiq-index =3D ; - cpus =3D <&cpu_p0 &cpu_p1 &cpu_p2 &cpu_p3>; - }; - }; - }; - - pmgr: power-management@2d0700000 { - compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; - #address-cells =3D <1>; - #size-cells =3D <1>; - reg =3D <0x2 0xd0700000 0 0x14000>; - /* child nodes are added in t8122-pmgr.dtsi */ - }; - pinctrl_ap: pinctrl@2c7100000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xc7100000 0x0 0x100000>; @@ -361,6 +331,36 @@ i2c4_pins: i2c4-pins { }; }; =20 + pmgr: power-management@2d0700000 { + compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + reg =3D <0x2 0xd0700000 0 0x14000>; + /* child nodes are added in t8122-pmgr.dtsi */ + }; + + aic: interrupt-controller@2d1000000 { + compatible =3D "apple,t8122-aic3"; + #interrupt-cells =3D <3>; + interrupt-controller; + reg =3D <0x2 0xd1000000 0x0 0x184000>, + <0x2 0xd1040000 0x0 0x4>; + reg-names =3D "core", "event"; + power-domains =3D <&ps_aic>; + + affinities { + e-core-pmu-affinity { + apple,fiq-index =3D ; + cpus =3D <&cpu_e0 &cpu_e1 &cpu_e2 &cpu_e3>; + }; + + p-core-pmu-affinity { + apple,fiq-index =3D ; + cpus =3D <&cpu_p0 &cpu_p1 &cpu_p2 &cpu_p3>; + }; + }; + }; + pinctrl_nub: pinctrl@2e41f0000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xe41f0000 0x0 0x4000>; --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9E170411A16; Mon, 14 Sep 2026 08:40:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375262; cv=none; b=Y4EJlVzDxA1l0Z1qTbHvNUr4Z5wVFiIRITAF4UWXwbKq1zJQB3sHWqaPoc1nSaitDHNgkBszI+9mFIbPzZtU+V7OtgVSmzGIVDMDMpfUxOnNeaOoBCo1aLbt971bLMXBoPyx6B1f7s7SijRGZxv3e47J7MlCIFmQP76EjuBH+io= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375262; c=relaxed/simple; bh=Oah0LgFEyGqOdR0+X4mlfeZgQU6B7d/SaS0qZscGDPk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aCc+NmvpvIM5xdtWJQp3UvQ7Xunid3p/u5h8cNNWLvZBFZEqYSqqwJm+D+DxEL0cfiDDIzf7vzaHsYt4PfrINg1ZFIPvQlVshgSHT+cr48hQ52SuvFrjUIIcVp1aVMnAKLdVaRRJcZKL7Ez/qYc40aKFubPLdVI2qlUX2Xxgpwc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=Q2N9bL3N; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=NmWPhNKS; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="Q2N9bL3N"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="NmWPhNKS" Received: from phl-compute-06.internal (phl-compute-06.internal [10.202.2.46]) by mailfhigh.phl.internal (Postfix) with ESMTP id 4E69C140012E; Mon, 14 Sep 2026 04:40:49 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-06.internal (MEProxy); Mon, 14 Sep 2026 04:40:49 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375249; x=1789461649; bh=adE2QtyHr5FA3h8p/vzzNysjwN90NOIzwiMJGeI1PXY=; b= Q2N9bL3N7ufPHt6q2ChFxKUQpX3Vd+Z4UWHUMP1sOndBWbI7OMXFBEvncUFVWtcz rFY9p4bpb69WfnOJVV08pTHBcwoIPx3LNZ9LEjBqNHBceVXm7mBsZ1PBiHtGbqDC FV3EZm/C04f3UTmBRqG4B4z8QiGq9H6qhYu5Rvyt0A1hVXoUfKTp0KXJmWJErRL4 yFiNuZnf0Jzq3hjzuoW45djwHGQ07VhdDeT+zYEeX7EjqFN8IWN+K49q/AZ8NRKX Oo5D0hW+Vt8guHF/iU9Pklca8kssQPRFyRfbICX1XyVGK2ZkRLiTrbU9azFky8wC oJ2z3oxxbi7eZ/8CE7e2iA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375249; x= 1789461649; bh=adE2QtyHr5FA3h8p/vzzNysjwN90NOIzwiMJGeI1PXY=; b=N mWPhNKS0EywP3cHrypP+3EnQqE7oNvEJxNQj9E6SK77pj5MO4FbBZFFiHkyL33IQ tQQajAiAdEPud510eQWsQ1Ei4HPVR1WVx56Soun4CYRKQSORlrM1brj0ZIwzeMH+ ld7Gbg5b50YMLjjBBaTEMbRwBlygPBC2vgUFeA7i53zrpRq3Gi+kigkqO/eE71Vf NIA/kW+Zs3uGjyX99gHUKmuFTx6WKewYlI84JPrEbHTXtClB8FUjnBE4CdaB8c42 fH99HfvmhkwomxhySx1FuzuUlWsZgg61x68AYpZLaANTFbZmNgm81K4O8uBilFtY nWLeikdRXbhzt2DECQPaQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTE4K6JMrxd6sPzZVNrePGCzWSArxKGqIFy2UwUC7nS/ZY+sStdcZ7vmPmE2pNoHZC 9MiqcQ5OXckdWGFiy01IJr2JkZ+n3p+fcnek7D1Qwk8LgHRtAPwJ3G0I5cz7ZhSuemTIJc i9Rs6SyTtRrS0p1PgXmcVZpifTNEIm8RuZjsFaFCWemyhP462rhvuOdftkbms6ekvvuLIV 6HeACEZ35ia1OWZxWsqljJDvRhxvUU8yfY+GnRLK37wYdoIiqubcn305EIee0gH5ypsRyC 0b6zJacisih6eDtoNCnZwnv1woWj2R2DHm/YruUPQexvu5t1hokHp9I+EwChY3zqidyUTZ 97SNJZd9sqf1E3zESawkZsSeM+I2jDY3OpYJLViWP016VXUA0V7WxYjNYGFbyb1LaCi8uA zoNvhP4+b3OxYSZAwxyRnILEXFCbj7yv5q2xc4fYWOwpd0Q/ahMgJ4NhNEUkLsEojXEpEI kqLkUtLl2GQreZ1TRv3PNoRl+ltfdNcxlmcLEIPDgJwI3V9Q3jopl5XzWUPF7F7fDbsJfR /rkJUAitKYaHUwj/rCcAOOV0GbK7K/oq1EstSd2ttipE19kJq+6NGEoKHp6E7QQLrPF431 ENn3xTiTGKVniiwbFa/jkNJZmyKiVuiy1uodZTexGe+goT69ginrpRE/i/8w X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:48 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:36 +0200 Subject: [PATCH v2 06/13] arm64: dts: apple: t6031: Fix continuation alignment Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-6-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=5573; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=Oah0LgFEyGqOdR0+X4mlfeZgQU6B7d/SaS0qZscGDPk=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm5mjntp7SHYuOlm9stb02JLUu0v+sq3NvXCJ+Wjf2 9v/DO77d5SyMIhxMciKKbIkab/sYFhdoxhT+yAMZg4rE8gQBi5OAZjIgniGf0ZT99Vz9rI+Xbh8 umyulclCpVN3jZ3C08qnVPFr/ZqSpsDI8F+ZPeJDBrcVl1rBB6XfIbuv+3+TcN/KMm83J9+X5Ot MPAA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Align multi-line properties exactly to "<" of the previous value. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6031-die0.dtsi | 12 ++++----- arch/arm64/boot/dts/apple/t6031-dieX.dtsi | 36 +++++++++++++---------= ---- arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi | 18 ++++++------- 3 files changed, 33 insertions(+), 33 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6031-die0.dtsi b/arch/arm64/boot/dt= s/apple/t6031-die0.dtsi index 932c97579f99..57f44f1fbe6e 100644 --- a/arch/arm64/boot/dts/apple/t6031-die0.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-die0.dtsi @@ -39,12 +39,12 @@ pinctrl_smc: pinctrl@2a4820000 { #interrupt-cells =3D <2>; interrupt-parent =3D <&aic>; interrupts =3D , - , - , - , - , - , - ; + , + , + , + , + , + ; }; =20 i2c0: i2c@391010000 { diff --git a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi b/arch/arm64/boot/dt= s/apple/t6031-dieX.dtsi index 524a72f5483e..01fe459259a4 100644 --- a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-dieX.dtsi @@ -37,12 +37,12 @@ DIE_NODE(pinctrl_nub): pinctrl@2a01f0000 { #interrupt-cells =3D <2>; interrupt-parent =3D <&aic>; interrupts =3D , - , - , - , - , - , - ; + , + , + , + , + , + ; }; =20 DIE_NODE(pmgr_mini): power-management@2a0280000 { @@ -66,12 +66,12 @@ DIE_NODE(pinctrl_aop): pinctrl@2a8824000 { #interrupt-cells =3D <2>; interrupt-parent =3D <&aic>; interrupts =3D , - , - , - , - , - , - ; + , + , + , + , + , + ; }; =20 DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { @@ -80,12 +80,12 @@ DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { =20 interrupt-parent =3D <&aic>; interrupts =3D , - , - , - , - , - , - ; + , + , + , + , + , + ; =20 clocks =3D <&clkref>; power-domains =3D <&DIE_NODE(ps_gpio)>; diff --git a/arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi b/arch/arm64/bo= ot/dts/apple/t6031-gpio-pins.dtsi index 5e4727e357d2..0c0d09964e69 100644 --- a/arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi @@ -8,46 +8,46 @@ &pinctrl_ap { i2c0_pins: i2c0-pins { pinmux =3D , - ; + ; }; =20 i2c1_pins: i2c1-pins { pinmux =3D , - ; + ; }; =20 i2c2_pins: i2c2-pins { pinmux =3D , - ; + ; }; =20 i2c3_pins: i2c3-pins { pinmux =3D , - ; + ; }; =20 i2c4_pins: i2c4-pins { pinmux =3D , - ; + ; }; =20 i2c5_pins: i2c5-pins { pinmux =3D , - ; + ; }; =20 i2c6_pins: i2c6-pins { pinmux =3D , - ; + ; }; =20 i2c7_pins: i2c7-pins { pinmux =3D , - ; + ; }; =20 i2c8_pins: i2c8-pins { pinmux =3D , - ; + ; }; }; --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EC7FF411F99; Mon, 14 Sep 2026 08:40:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375258; cv=none; b=Jg6CQI0sUaWPc9I521f0Bgb6TOZMs2UV/+z6XyLUcfkHaOYFeacvtR5a89/H1KsG1Nzn8Q9mQJzGxUiUXJJ9DGjveoAk2fBvslS0FguwPnvvBWdUhPS48+X2hp4Hsxf5N/juOvb0kmxhOTGPt/x3W5MMCf18m0dro4aHCwJSSNE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375258; c=relaxed/simple; bh=W9V+oB+r9lFZT7SEICn5PR68cDT522xBOot+vrw+XQM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eQU2Ki288h5lgQUbupWGFnR1pGQ459Fuxr8T5I76cDTTvniGzFlI8qkPdtxHRz/vcKM9wPfRkmAntvzevM7jBEvCBTX8AqP9X3kp+QPyTCHmWmhc4IvmWQWK1cT0iMYOlwmPnBZSgOC3YZ1SBJ5NhK9DPcX4gaxjSp6R8e9BR/Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=EINVKVEO; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=ED6cda9w; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="EINVKVEO"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="ED6cda9w" Received: from phl-compute-06.internal (phl-compute-06.internal [10.202.2.46]) by mailfhigh.phl.internal (Postfix) with ESMTP id DED38140011B; Mon, 14 Sep 2026 04:40:50 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-06.internal (MEProxy); Mon, 14 Sep 2026 04:40:50 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375250; x=1789461650; bh=xpCeLBVC6ziEvRs3avdSAkam/Yq1PpMlp/nqMW89isQ=; b= EINVKVEO43+7qJHkcQtIKRMJ/9kyreA3kE/dN3CW9P6yEQs5L/dLE628rwDgLDzV Vpge7d15+mCK4A1Kobz9HEKArEycerauOCeVuipdP26eHDsWw62rQjsAZQr/gZsE Np3UQZSjd/+ZNJ1s0nSdn93Lr17qZV02Nn3BkUv078oH7FlInZx/IM05KTbKdIML B3rSNZcmadeQaq8pd8VlGYpXX8WBZmZL/dB/WzF6M8TJ/qYdrpFQGIKLVNoUKMxH d8J3wFb+H+Sgp2K2UdaI48sItlmh8GBrHhBDPIqfg0kKwq4Xaz0kkh1RgAmJwwc5 bgD82keo2lgVsO/dNAzq0g== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375250; x= 1789461650; bh=xpCeLBVC6ziEvRs3avdSAkam/Yq1PpMlp/nqMW89isQ=; b=E D6cda9wgbxz6lPD97zDNzlzt4n57QpGqv/xYz6d9uBJ+XR7REzttMFvuMnHkXZVl X4Gidy5P/iCMdSuvCjEvrfdSHlWYGy7o93PFhPpo3HdiNorBOFlxgBWa/A4WT5xL Ud7A81vLnHxGS+z32tySmpB6jO33dgOpK4ZO8mfUvaw6bQOmySoz0Ca0o8N/KlzB 53LMxKxJ/x8Rd75i1yGLTkumzo2PJ6pc2dTtwMte787dSzp2CoRMD7L/gAgAdzZ0 4eSCoQkEsgy0UZ6mtCb8BGX5eoGE7aj5D5NxHWUU8btlJzrwhoiAFfyQjLlTSxea GfJt8tPRh/wLBVZkCwyrg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTE4K6JMrxd6sPzZVNrePGCzWSArxKGqIFy2UwUC7nS/ZY+sStdcZ7vmPmE2pNoHZC 9MiqcQ5OXckdWGFiy01IJr2JkZ+n3p+fcnek7D1Qwk8LgHRtAPwJ3G0I5cz7ZhSuemTIJc i9Rs6SyTtRrS0p1PgXmcVZpifTNEIm8RuZjsFaFCWemyhP462rhvuOdftkbms6ekvvuLIV 6HeACEZ35ia1OWZxWsqljJDvRhxvUU8yfY+GnRLK37wYdoIiqubcn305EIee0gH5ypsRyC 0b6zJacisih6eDtoNCnZwnv1woWj2R2DHm/YruUPQexvu5t1hokHp9I+EwChY3zqidyUKT AH6jLRxp21KakCPCNYzrFQtgU+0dBVi5QSC6Ck2H0ysHcOAgPwa4PgGhDMQcdMd7oaRC4m BcxJVhvNsDDVI0Xz8CQy5Ui9dTOrPjZZOnrPwa4Z5x17Q2GEyPA5tqL50zjXMQBlm/6G2R HnHUQb3NuPbXUICMSUxy4VejcokevpLsSL2EQ4bbM8pcYwOi1X9Yz79W1wXse0JDWs56CI b5Bf6jHlQgMvS7PR/PfRXN9cDuwYraPFr4RB5dhiBQ9whdJPbwKR2cEjqcoOqG0/QUutVC QuamD9Yxj20CCsmyuClv7MhjQE5A976uDsNTfZwPVa5BMU0r7blvi01G0mNA X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:50 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:37 +0200 Subject: [PATCH v2 07/13] arm64: dts: apple: t8122: Fix continuation alignment Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-7-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=743; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=W9V+oB+r9lFZT7SEICn5PR68cDT522xBOot+vrw+XQM=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm5nj9/uGrqipYtuuXHyja9e0IDefN2Kc73QqRRmu/ zC+Yfa3o5SFQYyLQVZMkSVJ+2UHw+oaxZjaB2Ewc1iZQIYwcHEKwEQSuRn+Z1vaGs/flvvn54RT 3RfkMpY1KTY9Prvc9HQZg84Uq8aqZwy/WWPbs3SvOGl3G/UtPvp76p07JWcbP6zi+bHOSv3Uhr9 MbAA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Align multi-line properties exactly to "<" of the previous value. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index 3c7677079a29..cf9cd0781fde 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -344,7 +344,7 @@ aic: interrupt-controller@2d1000000 { #interrupt-cells =3D <3>; interrupt-controller; reg =3D <0x2 0xd1000000 0x0 0x184000>, - <0x2 0xd1040000 0x0 0x4>; + <0x2 0xd1040000 0x0 0x4>; reg-names =3D "core", "event"; power-domains =3D <&ps_aic>; =20 --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E4F29410D3D; Mon, 14 Sep 2026 08:40:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375261; cv=none; b=eXuXj+hlo2u3slEy2ZhXl/t2CPEhmD+sUgS4Ia2B9CtNVLuqTOHmoTlTPvIeUdtzX9yszCtBgbqn0WT3NZ4UBYHR2nl9+uwwTjvbXZbhEJctTquCf6AQ4OAyT/OzDwiFPSLQDtgpJb3rFR/t2/vGHBkucd5wRiKbVCxtX9EiM1M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375261; c=relaxed/simple; bh=C7S7XHfxQnp5uE+3F+9w2T8pnzHGI5LbglHOzy5r0d0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Rn1K8NNhxgUPfXWbr9PaNy5KXCGKBbY3w8ODRknOT4Wxej+1J7PIaZCsinbFLRKOvUgQw0H7dD426gkUp0xAFfqfW0Jxg+DBJiLnAfoW03A6oIEAPWKelHRssx47ZkDGRy0nVKeJaXVAOrSCWtpUqGWZJ0GH5QKhPaSMbDhx6VQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=Py7zPeLE; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=bUkRMS17; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="Py7zPeLE"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="bUkRMS17" Received: from phl-compute-02.internal (phl-compute-02.internal [10.202.2.42]) by mailfhigh.phl.internal (Postfix) with ESMTP id 97323140009B; Mon, 14 Sep 2026 04:40:52 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-02.internal (MEProxy); Mon, 14 Sep 2026 04:40:52 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375252; x=1789461652; bh=ZkT5VcAQQpKlpqulmTBWpPKXElg6p9FdyGKZi+5QEAY=; b= Py7zPeLEZovGH09PN8PejcyxDbQ5P1Z5oaWb2tJsrszv44pNxyTcN9Bvfjy6BY6N PRI0/d5+R4SUzahbk6CHm+kaWVr6rSPPF+whfKWpnYjhDZmxtPAUjaoXaZlvCDni f2Fvjd0M1vggU4WcfDE5PybiGqcv4aEoRGC6lW7/JDbXn0m2VrT9i/n6QOdINCSG kH8Ra3b+ohmmOFNi7OF5rD4YrC3Je3bklDNSIVCe+/giFKkEhw6StGDUSnrdg1Av hWj/i7zdX7aBDlAsA0pEWj3u48MUiow4Lh/MVNZMndgmqKRzXis2jghFxZnpmP8n YS36AlymENmcEGYhPh4UcA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375252; x= 1789461652; bh=ZkT5VcAQQpKlpqulmTBWpPKXElg6p9FdyGKZi+5QEAY=; b=b UkRMS17fQFb8+PgyLcu14OhydtmaqlRlKSYK0ixRDuXg/nQH3wFfd9wxDjyDjEK9 az80QTQ0cw7UjCY1gf5TYTqEvJ+L/Re7BXcU1HISfYVILQOZHDQGx2D6cnCh3vIA rSePOhEtnaEncSYXaEAAUgrpVf52FQvGkp5+UvzJNGPru6RUbR0becsTwWM3at49 noWw4E57LZgDDvdy0H16ztjRwMJJ8uzwV/lDrwE01AX8sFm2OFKalVp7c0HSEVTG K3VS2UUFD1XRnJuHKpCllgD6WR+yniTbzy2tXW14ymjvGR/3IOoVOIrH5gUSefz6 HvEfn1+L+pU6koagIt4QA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTE4K6JMrxd6sPzZVNrePGCzWSArxKGqIFy2UwUC7nS/ZY+sStdcZ7vmPmE2pNoHZC 9MiqcQ5OXckdWGFiy01IJr2JkZ+n3p+fcnek7D1Qwk8LgHRtAPwJ3G0I5cz7ZhSuemTIJc i9Rs6SyTtRrS0p1PgXmcVZpifTNEIm8RuZjsFaFCWemyhP462rhvuOdftkbms6ekvvuLIV 6HeACEZ35ia1OWZxWsqljJDvRhxvUU8yfY+GnRLK37wYdoIiqubcn305EIee0gH5ypsRyC 0b6zJacisih6eDtoNCnZwnv1woWj2R2DHm/YruUPQexvu5t1hokHp9I+EwChY3zqidyUlh FkDPWTgUsG1BaWyjaO/P3caKqgWDdCEJRSoCdkNcFFAjxp1cTwrL9pXxE57R8gujZM7VZx 0PJ68qc1r8/rQWBJQfEeoQ3GoG5RPClwyDG6mL3wAVQzIZRB5sDqCd/goM2p921zqE4cU0 1L1QKCxf8voFIoabFptxW7ViLhwMGHEK5FqHfCl27EiG2ib1oCDzGhEOIbjcr7fr4NebSb ZKFvBiTuWEmCf0vUllDZ1lVeN8MAludnwCy78B4HfhpPRN4WCzgousGq+l9V19IvpBDf/E DY2xfo6R8pMm6yNTAJjfxAkJX2kzwq+cGfxR25YBruK4CGKpNo4nUFomXCxQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:51 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:38 +0200 Subject: [PATCH v2 08/13] arm64: dts: apple: t6030: Fix most property-order dt-check-style issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-8-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=16105; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=C7S7XHfxQnp5uE+3F+9w2T8pnzHGI5LbglHOzy5r0d0=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm5mvaV6p9t+QF+/KMNNhxZIlj+sVvLTee9XdPvdPX lpDwHVqRykLgxgXg6yYIkuS9ssOhtU1ijG1D8Jg5rAygQxh4OIUgImkPGX4w3P8reaHJf/uCXd8 rLHUP83kHp/usvuOk6vNo+J5gQwb+RkZGsWKbJkmZ510jF4kcWC57UmW39fDv9Zkutgx/V93PJW THQA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 t6030-pmgr.dtsi is left unchanged because future additions or modifications will be sparse. Not fixed are | [property-order] property 'd-cache-size' out of canonical order (should s= ort before 'enable-method') for all CPU nodes to keep cache related properties together. A blank line is added before 'd-cache-size' to attenuate this grouping for human consumption. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6030.dtsi | 218 ++++++++++++++++++-------------= ---- 1 file changed, 113 insertions(+), 105 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6030.dtsi b/arch/arm64/boot/dts/app= le/t6030.dtsi index 0b5824c9f1bf..71b75a59f695 100644 --- a/arch/arm64/boot/dts/apple/t6030.dtsi +++ b/arch/arm64/boot/dts/apple/t6030.dtsi @@ -81,179 +81,190 @@ core5 { }; =20 cpu_e00: cpu@0 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x0>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e01: cpu@1 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x1>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e02: cpu@2 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x2>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e03: cpu@3 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x3>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e04: cpu@4 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x4>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e05: cpu@5 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x5>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_p00: cpu@10100 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10100>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p01: cpu@10101 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10101>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p02: cpu@10102 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10102>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p03: cpu@10103 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10103>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p04: cpu@10104 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10104>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p05: cpu@10105 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10105>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 l2_cache_0: l2-cache-0 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x400000>; + cache-unified; }; =20 l2_cache_1: l2-cache-1 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; }; =20 reserved-memory { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; }; =20 soc: soc { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - nonposted-mmio; + #address-cells =3D <2>; /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 i2c1: i2c@289014000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89014000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c1_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c1>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -261,14 +272,14 @@ i2c1: i2c@289014000 { i2c2: i2c@289018000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89018000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c2_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c2>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -276,14 +287,14 @@ i2c2: i2c@289018000 { i2c3: i2c@28901c000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x8901c000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c3_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c3>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -291,14 +302,14 @@ i2c3: i2c@28901c000 { i2c4: i2c@289020000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89020000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c4_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c4>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -306,14 +317,14 @@ i2c4: i2c@289020000 { i2c6: i2c@289028000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89028000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c6_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c6>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -321,14 +332,14 @@ i2c6: i2c@289028000 { i2c8: i2c@289030000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89030000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c8_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c8>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -336,8 +347,8 @@ i2c8: i2c@289030000 { fpwm0: pwm@289040000 { compatible =3D "apple,t6030-fpwm", "apple,s5l-fpwm"; reg =3D <0x2 0x89040000 0x0 0x4000>; - power-domains =3D <&ps_fpwm0>; clocks =3D <&clkref>; + power-domains =3D <&ps_fpwm0>; #pwm-cells =3D <2>; =20 status =3D "disabled"; @@ -346,26 +357,25 @@ fpwm0: pwm@289040000 { serial0: serial@289200000 { compatible =3D "apple,s5l-uart"; reg =3D <0x2 0x89200000 0x0 0x1000>; - reg-io-width =3D <4>; - interrupt-parent =3D <&aic>; - interrupts =3D ; /* * TODO: figure out the clocking properly, there may * be a third selectable clock. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + interrupt-parent =3D <&aic>; + interrupts =3D ; power-domains =3D <&ps_uart0>; + reg-io-width =3D <4>; =20 status =3D "disabled"; }; =20 pmgr_gfx: power-management@290e80000 { compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x2 0x90e80000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x2 0x90e80000 0 0x4000>; /* child nodes are added in t6030-pmgr.dtsi */ }; =20 @@ -373,6 +383,12 @@ pinctrl_ap: pinctrl@347100000 { compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x3 0x47100000 0x0 0x4000>; =20 + #gpio-cells =3D <2>; + gpio-controller; + gpio-ranges =3D <&pinctrl_ap 0 0 224>; + + #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -383,15 +399,8 @@ pinctrl_ap: pinctrl@347100000 { ; =20 power-domains =3D <&ps_gpio>; - - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&pinctrl_ap 0 0 224>; apple,npins =3D <224>; =20 - interrupt-controller; - #interrupt-cells =3D <2>; - i2c1_pins: i2c1-pins { pinmux =3D , ; @@ -425,21 +434,20 @@ i2c8_pins: i2c8-pins { =20 pmgr: power-management@350700000 { compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x3 0x50700000 0 0x14000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x3 0x50700000 0 0x14000>; /* child nodes are added in t6030-pmgr.dtsi */ }; =20 aic: interrupt-controller@351000000 { compatible =3D "apple,t6030-aic3", "apple,t8122-aic3"; - #interrupt-cells =3D <3>; - interrupt-controller; - reg =3D <0x3 0x51000000 0x0 0x184000>, <0x3 0x51040000 0x0 0x4000>; reg-names =3D "core", "event"; + + #interrupt-cells =3D <3>; + interrupt-controller; power-domains =3D <&ps_aic>; }; =20 @@ -447,6 +455,12 @@ pinctrl_nub: pinctrl@3641f0000 { compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x3 0x641f0000 0x0 0x4000>; =20 + #gpio-cells =3D <2>; + gpio-controller; + gpio-ranges =3D <&pinctrl_nub 0 0 37>; + + #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -456,21 +470,14 @@ pinctrl_nub: pinctrl@3641f0000 { , ; =20 - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&pinctrl_nub 0 0 37>; apple,npins =3D <37>; - - interrupt-controller; - #interrupt-cells =3D <2>; }; =20 pmgr_mini: power-management@364280000 { compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x3 0x64280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x3 0x64280000 0 0x4000>; /* child nodes are added in t6030-pmgr.dtsi */ }; =20 @@ -486,13 +493,12 @@ pinctrl_smc: pinctrl@36c820000 { compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x3 0x6c820000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_smc 0 0 18>; - apple,npins =3D <18>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -501,12 +507,22 @@ pinctrl_smc: pinctrl@36c820000 { , , ; + + apple,npins =3D <18>; }; =20 pinctrl_aop: pinctrl@374824000 { compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x3 0x74824000 0x0 0x4000>; =20 + clocks =3D <&clkref>; + + #gpio-cells =3D <2>; + gpio-controller; + gpio-ranges =3D <&pinctrl_aop 0 0 54>; + + #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -516,26 +532,18 @@ pinctrl_aop: pinctrl@374824000 { , ; =20 - clocks =3D <&clkref>; - - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&pinctrl_aop 0 0 54>; apple,npins =3D <54>; - - interrupt-controller; - #interrupt-cells =3D <2>; }; }; =20 timer { compatible =3D "arm,armv8-timer"; interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; interrupts =3D , , , ; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; }; }; =20 --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 19DA740F73E; Mon, 14 Sep 2026 08:40:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375266; cv=none; b=uW6t4IcHOY8UMGYNMLOlkhY4rE3iRVpB/TRikbe6HrFbh+ClvHTqavM5XI5MRs41lHCJPeXwuSmqeWr59cmZmojeVq3ygDQ9iPgtI7mSWkkZMuxH9NMvZD3tRqDnrLGodWhKk6K/uj+HevYWMqCmhj/LViT2cLttkbqEr8wGlFQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375266; c=relaxed/simple; bh=6idYn0iMxrSZWTO3+P/lCSXlOySJMXyZGTt6kzP+380=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CnZS7az4f8dcs5FLHEHsmFF1xE9ItNsycQapDzb2MdmClAaOx25LdKZIgC55QOkNEYD8DyTUHXlb1Eg8jvD/GeVJ0TSlwnJ+w+vu2ny0Kc7X8tz1N6/NwzxCWKkhdmdA2AcOKproQ9QeRJZImBRhZ0K8efyid2DA3+a6/rVSr3A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=h+hOUF6Q; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=cjoRnD4J; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="h+hOUF6Q"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="cjoRnD4J" Received: from phl-compute-03.internal (phl-compute-03.internal [10.202.2.43]) by mailfhigh.phl.internal (Postfix) with ESMTP id 9C76A1400124; Mon, 14 Sep 2026 04:40:54 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-03.internal (MEProxy); Mon, 14 Sep 2026 04:40:54 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375254; x=1789461654; bh=8qa88L4VpiR+GdE+L50d8ZtFnXr1g9uY2Kmz6nZEqc8=; b= h+hOUF6QYyEHL8t3kEC26KFy5sOJfMeCtO1sScJHQXZPmv2lZZmKg+DMvOVwsKKG W0JcO/0Q08QhvoNVv0DD2vcQJb/MNp4wMBljwMQJhQUwz7K3iLOkESIZ1ZWYzZd8 Ss1Wxuzo9WWRgczX95rn7exzvokNzVuS2LUNzgLJ9Fe1D1BkYInW5Zb5ABTEkumk eMQHvOTcVmbtjSU19ZZV1LmaWo7JzyMfWxZ1XN4Lj+e16B04iA4aJhA9LuTBWoZI lhTEGFyJh4plUq0RM7TmcJB0hGJPOnZhSBvwXuopr4Menu+x+LjH5hTXOTw5e+Xm TbbILhXI1wZMedwPYe5UcA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375254; x= 1789461654; bh=8qa88L4VpiR+GdE+L50d8ZtFnXr1g9uY2Kmz6nZEqc8=; b=c joRnD4Jo3i8iANlqdE1uVz/Zhf568wOZxqmfqeWWIDSPZOJ6dW7w4bVgDMNFEhUF lqlHA1jrsMAqB7tVCMfGCB9WlWp3FakFdzJq8T04VHe278godQ6NaHZzWhXJueYR WcuZmsvba6JgY0RJUm2hg7hGdnrJ3w87G9JJ9DyoN+/LPhg3+rs1UeltZqUvmLqX mVcwZP8eyiYPFn7xmplndu8r3L++GxZxNjJmjuiCqLJN68geegIYEiMwNNJ1B+WT bYkySK9k7F7Rhh0Fd6iFfQAYMv8yHPkhFL60njFk15kMt/mh/Qb2a9BcsAppA30N 87x80NrQOKrdn+ugMtPNQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTE4K6JMrxd6sPzZVNrePGCzWSArxKGqIFy2UwUC7nS/ZY+sStdcZ7vmPmE2pNoHZC 9MiqcQ5OXckdWGFiy01IJr2JkZ+n3p+fcnek7D1Qwk8LgHRtAPwJ3G0I5cz7ZhSuemTIJc i9Rs6SyTtRrS0p1PgXmcVZpifTNEIm8RuZjsFaFCWemyhP462rhvuOdftkbms6ekvvuLIV 6HeACEZ35ia1OWZxWsqljJDvRhxvUU8yfY+GnRLK37wYdoIiqubcn305EIee0gH5ypsRyC 0b6zJacisih6eDtoNCnZwnv1woWj2R2DHm/YruUPQexvu5t1hokHp9I+EwChY3zqidyUiR pzm9lLNIjXoyoeM9U4wJq71Xoih6PGrcHS1QJcnj0hVP081AepO20M5rnMsp30gxwoNB/M uY0CqlRWe4iiSUTnmKk9ueCrzqF8qhI128VMNDuD1ELmZ2z9pW/U2maW+apm6tTcJ2iUxe NVv4w88EUiYmP/HtdGWTdraveHteq7s93NpFLzRexdyI9+qP5PIXQ6q4Sh6Asodcvjy/TN TEu/EzxQYo45JtNLJnSEiJgd47VagMuVop5aAzVpeCSuzzS4q86zKGcsoU52z0OTlO55jb YBd/QRpzALaje4m4WS1LnNwvna9bmT5lpPP8ZW0Ysm/kjC8YFoBCt7OJaCqg X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:53 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:39 +0200 Subject: [PATCH v2 09/13] arm64: dts: apple: t603[12]: Fix most property-order dt-check-style issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-9-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=31062; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=6idYn0iMxrSZWTO3+P/lCSXlOySJMXyZGTt6kzP+380=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm1lSlkxNl0vu7dH2zXmq3bLVboP+ijmzhA4eWmBwj 9G4zb27o5SFQYyLQVZMkSVJ+2UHw+oaxZjaB2Ewc1iZQIYwcHEKwERSJBn+RzcYHT3mqVpnv2ZJ V/CNhSm1S9eYOCkqV/pvPvuZq3mDOsN/5zN3e9aWXcj625G1JKvhpfpTheirE/50ppZ2bRVnKpr OBgA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 t6031-pmgr.dtsi is left unchanged because future additions or modifications will be sparse. Not fixed are | [property-order] property 'd-cache-size' out of canonical order (should s= ort before 'enable-method') for all CPU nodes to keep cache related properties together. A blank line is added before 'd-cache-size' to attenuate this grouping for human consumption. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6031-base.dtsi | 154 ++++++++++++---------= -- arch/arm64/boot/dts/apple/t6031-die0.dtsi | 39 +++--- arch/arm64/boot/dts/apple/t6031-dieX.dtsi | 44 ++++--- arch/arm64/boot/dts/apple/t6031.dtsi | 7 +- arch/arm64/boot/dts/apple/t6032-j575d.dts | 2 +- arch/arm64/boot/dts/apple/t6032.dtsi | 162 ++++++++++++++-------= ---- arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi | 8 +- 7 files changed, 223 insertions(+), 193 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6031-base.dtsi b/arch/arm64/boot/dt= s/apple/t6031-base.dtsi index 667f32e9e606..f62ce0690182 100644 --- a/arch/arm64/boot/dts/apple/t6031-base.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-base.dtsi @@ -95,216 +95,232 @@ core5 { }; =20 cpu_e00: cpu@0 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x0>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e01: cpu@1 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x1>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e02: cpu@2 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x2>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e03: cpu@3 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x3>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_p00: cpu@10100 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10100>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p01: cpu@10101 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10101>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p02: cpu@10102 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10102>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p03: cpu@10103 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10103>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p04: cpu@10104 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10104>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p05: cpu@10105 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10105>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p10: cpu@10200 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10200>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p11: cpu@10201 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10201>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p12: cpu@10202 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10202>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p13: cpu@10203 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10203>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p14: cpu@10204 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10204>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p15: cpu@10205 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10205>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 l2_cache_0: l2-cache-0 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x400000>; + cache-unified; }; =20 l2_cache_1: l2-cache-1 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; =20 l2_cache_2: l2-cache-2 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; }; =20 reserved-memory { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; }; =20 timer { compatible =3D "arm,armv8-timer"; interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; interrupts =3D , , , ; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; }; }; diff --git a/arch/arm64/boot/dts/apple/t6031-die0.dtsi b/arch/arm64/boot/dt= s/apple/t6031-die0.dtsi index 57f44f1fbe6e..b14443436e26 100644 --- a/arch/arm64/boot/dts/apple/t6031-die0.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-die0.dtsi @@ -9,12 +9,12 @@ &SOC_NODE { aic: interrupt-controller@292400000 { compatible =3D "apple,t6031-aic3", "apple,t8122-aic3"; - #interrupt-cells =3D <4>; - interrupt-controller; - reg =3D <0x00000002 0x92400000 0x00000000 0x1cc000>, <0x00000002 0x92440000 0x00000000 0x4000>; reg-names =3D "core", "event"; + + #interrupt-cells =3D <4>; + interrupt-controller; power-domains =3D <&ps_aic>; }; =20 @@ -30,13 +30,12 @@ pinctrl_smc: pinctrl@2a4820000 { compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xa4820000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_smc 0 0 30>; - apple,npins =3D <30>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -45,31 +44,33 @@ pinctrl_smc: pinctrl@2a4820000 { , , ; + + apple,npins =3D <30>; }; =20 i2c0: i2c@391010000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91010000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c0_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c0>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; }; =20 i2c1: i2c@391014000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91014000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c1_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c1>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -78,13 +79,13 @@ i2c1: i2c@391014000 { i2c2: i2c@391018000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91018000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c2_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c2>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -93,13 +94,13 @@ i2c2: i2c@391018000 { i2c3: i2c@39101c000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x9101c000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c3_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c3>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -108,13 +109,13 @@ i2c3: i2c@39101c000 { i2c4: i2c@391020000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91020000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c4_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c4>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -123,13 +124,13 @@ i2c4: i2c@391020000 { i2c5: i2c@391024000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91024000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c5_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c5>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -138,13 +139,13 @@ i2c5: i2c@391024000 { i2c6: i2c@391028000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91028000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c6_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c6>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -153,13 +154,13 @@ i2c6: i2c@391028000 { i2c7: i2c@39102c000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x9102c000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c7_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c7>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -168,13 +169,13 @@ i2c7: i2c@39102c000 { i2c8: i2c@391030000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91030000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c8_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c8>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -183,8 +184,8 @@ i2c8: i2c@391030000 { fpwm0: pwm@391040000 { compatible =3D "apple,t6031-fpwm", "apple,s5l-fpwm"; reg =3D <0x3 0x91040000 0x0 0x4000>; - power-domains =3D <&ps_fpwm0>; clocks =3D <&clkref>; + power-domains =3D <&ps_fpwm0>; #pwm-cells =3D <2>; =20 status =3D "disabled"; @@ -193,16 +194,16 @@ fpwm0: pwm@391040000 { serial0: serial@391200000 { compatible =3D "apple,s5l-uart"; reg =3D <0x3 0x91200000 0x0 0x4000>; - reg-io-width =3D <4>; - interrupt-parent =3D <&aic>; - interrupts =3D ; /* * TODO: figure out the clocking properly, there may * be a third selectable clock. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + interrupt-parent =3D <&aic>; + interrupts =3D ; power-domains =3D <&ps_uart0>; + reg-io-width =3D <4>; =20 status =3D "disabled"; }; diff --git a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi b/arch/arm64/boot/dt= s/apple/t6031-dieX.dtsi index 01fe459259a4..bd73d691f0d8 100644 --- a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-dieX.dtsi @@ -9,32 +9,28 @@ &SOC_NODE { DIE_NODE(pmgr): power-management@292280000 { compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + reg =3D <0x2 0x92280000 0 0xc000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x2 0x92280000 0 0xc000>; }; =20 DIE_NODE(pmgr1): power-management@292800000 { compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + reg =3D <0x2 0x92800000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x2 0x92800000 0 0x4000>; }; =20 DIE_NODE(pinctrl_nub): pinctrl@2a01f0000 { compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xa01f0000 0x0 0x4000>; - power-domains =3D <&DIE_NODE(ps_nub_gpio)>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&DIE_NODE(pinctrl_nub) 0 0 59>; - apple,npins =3D <59>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -43,27 +39,28 @@ DIE_NODE(pinctrl_nub): pinctrl@2a01f0000 { , , ; + + power-domains =3D <&DIE_NODE(ps_nub_gpio)>; + apple,npins =3D <59>; }; =20 DIE_NODE(pmgr_mini): power-management@2a0280000 { compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + reg =3D <0x2 0xa0280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x2 0xa0280000 0 0x4000>; }; =20 DIE_NODE(pinctrl_aop): pinctrl@2a8824000 { compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xa8824000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&DIE_NODE(pinctrl_aop) 0 0 102>; - apple,npins =3D <102>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -72,12 +69,22 @@ DIE_NODE(pinctrl_aop): pinctrl@2a8824000 { , , ; + + apple,npins =3D <102>; }; =20 DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xb3000000 0x0 0x4000>; =20 + clocks =3D <&clkref>; + + #gpio-cells =3D <2>; + gpio-controller; + gpio-ranges =3D <&DIE_NODE(pinctrl_ap) 0 0 200>; + + #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -87,23 +94,14 @@ DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { , ; =20 - clocks =3D <&clkref>; power-domains =3D <&DIE_NODE(ps_gpio)>; - - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&DIE_NODE(pinctrl_ap) 0 0 200>; apple,npins =3D <200>; - - interrupt-controller; - #interrupt-cells =3D <2>; }; =20 DIE_NODE(pmgr_gfx): power-management@408e80000 { compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + reg =3D <0x4 0x8e80000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x4 0x8e80000 0 0x4000>; }; }; diff --git a/arch/arm64/boot/dts/apple/t6031.dtsi b/arch/arm64/boot/dts/app= le/t6031.dtsi index 2ba0768c33bc..a2aa64ea9db9 100644 --- a/arch/arm64/boot/dts/apple/t6031.dtsi +++ b/arch/arm64/boot/dts/apple/t6031.dtsi @@ -21,13 +21,12 @@ / { =20 soc: soc { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - nonposted-mmio; + #address-cells =3D <2>; /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 // filled via templated includes at the end of the file }; diff --git a/arch/arm64/boot/dts/apple/t6032-j575d.dts b/arch/arm64/boot/dt= s/apple/t6032-j575d.dts index 71f4a00e1b1c..1c4a0fc9bd6f 100644 --- a/arch/arm64/boot/dts/apple/t6032-j575d.dts +++ b/arch/arm64/boot/dts/apple/t6032-j575d.dts @@ -20,9 +20,9 @@ aliases { }; =20 chosen { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; =20 stdout-path =3D "serial0"; =20 diff --git a/arch/arm64/boot/dts/apple/t6032.dtsi b/arch/arm64/boot/dts/app= le/t6032.dtsi index aa48f2483fbb..efe56d2a9a79 100644 --- a/arch/arm64/boot/dts/apple/t6032.dtsi +++ b/arch/arm64/boot/dts/apple/t6032.dtsi @@ -101,228 +101,244 @@ core5 { }; =20 cpu_e10: cpu@800 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x800>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_3>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_3>; }; =20 cpu_e11: cpu@801 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x801>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_3>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_3>; }; =20 cpu_e12: cpu@802 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x802>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_3>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_3>; }; =20 cpu_e13: cpu@803 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x803>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_3>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_3>; }; =20 cpu_p20: cpu@10900 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10900>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p21: cpu@10901 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10901>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p22: cpu@10902 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10902>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p23: cpu@10903 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10903>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p24: cpu@10904 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10904>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p25: cpu@10905 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10905>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p30: cpu@10a00 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a00>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p31: cpu@10a01 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a01>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p32: cpu@10a02 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a02>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p33: cpu@10a03 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a03>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p34: cpu@10a04 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a04>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p35: cpu@10a05 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a05>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 l2_cache_3: l2-cache-3 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x400000>; + cache-unified; }; =20 l2_cache_4: l2-cache-4 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; =20 l2_cache_5: l2-cache-5 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; }; =20 die0: soc@200000000 { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; ranges =3D <0x02 0x00000000 0x02 0x00000000 0x4 0x00000000>, <0x05 0x80000000 0x05 0x80000000 0x1 0x80000000>, <0x07 0x00000000 0x07 0x00000000 0xf 0x80000000>, <0x16 0x80000000 0x16 0x80000000 0x5 0x80000000>; - nonposted-mmio; + #address-cells =3D <2>; /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 // filled via templated includes at the end of the file }; =20 die1: soc@2200000000 { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; ranges =3D <0x02 0x00000000 0x22 0x00000000 0x4 0x00000000>, <0x07 0x00000000 0x27 0x00000000 0xf 0x80000000>, <0x16 0x80000000 0x36 0x80000000 0x5 0x80000000>; - nonposted-mmio; + #address-cells =3D <2>; /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 // filled via templated includes at the end of the file }; diff --git a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi b/arch/arm64/bo= ot/dts/apple/t603x-j514-j516.dtsi index 3ac8a2f0723b..c9af6103487a 100644 --- a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi +++ b/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi @@ -25,9 +25,9 @@ aliases { }; =20 chosen { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; =20 stdout-path =3D "serial0"; =20 @@ -50,11 +50,11 @@ led-controller { compatible =3D "pwm-leds"; =20 led-0 { - pwms =3D <&fpwm0 0 40000>; - function =3D LED_FUNCTION_KBD_BACKLIGHT; color =3D ; - max-brightness =3D <255>; default-state =3D "keep"; + function =3D LED_FUNCTION_KBD_BACKLIGHT; + max-brightness =3D <255>; + pwms =3D <&fpwm0 0 40000>; }; }; }; --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fout-a7-smtp.messagingengine.com (fout-a7-smtp.messagingengine.com [103.168.172.150]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9C6ED41167E; Mon, 14 Sep 2026 08:40:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.150 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375271; cv=none; b=OWJmSASjUWJS0FXA0zmso8A+tGD9tdx6AG1qFq5dBvjBSds+v9bD4umGlEqQW9d17/VbqPbBtcoK3Ay8kUdnsM+WtgDbWeqmNFmhL59EjAln26mimdIOlNWannr8/+JJt4o5fl4mULY9I1QrvN+uCqCXcayfLITz0mNVKZTv9lE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375271; c=relaxed/simple; bh=0r3QMDr1W369qSjg34sBLU7Z3UzrMAd5SbVSrae4pOY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Fiu44nKAgx4diNS3pDTT36xSHJ711zayRnoHlsjxZ7ndhqo2olvzIV2FTP8YPxMuW6BjZkqIJxjhXIsmIiHktRue/SyMPvigGjzkZxc/o9ippuEDDb4cSt52hX8kaUnKDh7psNpyLeViWuMXHFkgIxBjojlMkWjAqvzX76pebvI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=Ix8UDaHt; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=ImPoMwP7; arc=none smtp.client-ip=103.168.172.150 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="Ix8UDaHt"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="ImPoMwP7" Received: from phl-compute-06.internal (phl-compute-06.internal [10.202.2.46]) by mailfout.phl.internal (Postfix) with ESMTP id 50F4BEC0600; Mon, 14 Sep 2026 04:40:56 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-06.internal (MEProxy); Mon, 14 Sep 2026 04:40:56 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375256; x=1789461656; bh=+8HFJLvwxIzwMmuCkh1z+a2IDJcdZbtrI8CcvNWGV7Y=; b= Ix8UDaHt2A88cTR15XgoM10advZZlBPxSNMDdPhFErgnJoKHKPotyXtRi34a/ZzU SB4TN96vybVSEPhCija1KfVPnG6zGQrGPm3vBXPztI5rYytuEP0Zl77dOFgOAQgS gmHpQI1Xnct+IYFLIjGTaGoK0umqdIIZITiVdRxDksmgyGnThPZuVAKzfJyycNIt i60uQuJaN19SJEpzRrchxCG8DZMvJcrcrDY/gbIgMyjh3PRVLTCBgWBQ2+IBDJqj M72ROc+pBTLR5jFTyErxZsogUsmOr42AupOxVufy/FIsifhxSJEyR589kDWoe8SW z3vG0p+Wiv5QFGyblJaoAQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375256; x= 1789461656; bh=+8HFJLvwxIzwMmuCkh1z+a2IDJcdZbtrI8CcvNWGV7Y=; b=I mPoMwP7p1RdoaiD5NA8/VqO/tgZFDI4hjMEnYIklPnNjOrmxyTr79SXfrVGL3He1 52bhzVxfqzFgDeARUQXGOGFpq2UV4E5O7IAzLBukLt/7d21rjAC6qyAw6NpPYjv7 oHN4HT4mYmCf7WZRDEJXO4cWd6KBF9HHMmF/fGJsXKrtToNtl6rx4Y85qekPdvBY N0Dsaa9my6eynMZj2hwPCbTcEwH3mJXAMSNeCQxMjC8N9o/toPCDcYs2ooP7ttmr EDxM1em3a103dm/1tZVY4xQa0DKm1qNtfkzoxJp0L/WLxgwLPIM+hqcsWC+jJTVi d21FFRu5cQmSEtN/V2IzA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGTKY//RUR5EgjNbSpcd3VVyHi7/RyZZoSH75sSjgM30+UMh0SnsYKjQljj3zB5sH UfXSIJXXAUSEPTXl3x5Pe7T/YIndxdissUCd+4R1d0nftRIrhDo1ZQaSJwH2QxYEcZjR6q e1HSRCovBuObDp7yvtbJu0MeL0TzRLJi/WjnPbfUseVNsYil7chlvegBuYUJmT7prpLoO5 9KBYbuj3PPvZPnU/frjB0pX1g3DRpbM/YNiNklFelr4yqg27xxhYMIdtJwD7hUpgzK9cSv KRK6VlgNVAcaqJfEMRnUBHVIz+eN0YLgQlErlN1OImZXUK+mDrswsAndDkuJm87YyrVFir 6pGtMVEKO7P6AMQUNj/w5yWt+RvtLwamEDlh4CTTbQmjyIyaFQuwglM1lIgt8+EMYKsyc8 QDzRdtlqYjaKFBhnsSiB7v3YgV7ilo0htpmSTU64epm2i24ht1zOTVVeo1/xwR+jq6YueC e+m6S1b/I6swLtn8+TQ4OlzvfywDrVH0kKxC3MaMLDvlYKWv/20JU4Xa0O8F1yduEvqLZ6 W4KEOk5e6RabIHat4zpAH6DukI+1Jf2fcthNypi8JLcf/VZhfrTvVXSUtOZ6tf3g9fzM1F uruqwiB0/L2OAT0pfKa09xzZGQRyh3V9D0G2HtZtAjm5PKvK+jjmmFZG5z9Q X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:55 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:40 +0200 Subject: [PATCH v2 10/13] arm64: dts: apple: t8122: Fix most property-order dt-check-style issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-10-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=16483; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=0r3QMDr1W369qSjg34sBLU7Z3UzrMAd5SbVSrae4pOY=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm1mqF815rTiZafuy2QsYHnHOaWP4tHzjvaJjsxfo5 90uX5D8taOUhUGMi0FWTJElSftlB8PqGsWY2gdhMHNYmUCGMHBxCsBE4p8z/JXrL7to9rja0ND5 f5u08JyVIW11rkF+FTpb91e7VjEyXmdkeLH4/olDPitXfcqQEr06UZTPMjPa677BgtvxP/2Kj95 p4gIA X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 t8122-pmgr.dtsi is left unchanged because future additions or modifications will be sparse. Not fixed are | [property-order] property 'd-cache-size' out of canonical order (should s= ort before 'enable-method') for all CPU nodes to keep cache related properties together. A blank line is added before 'd-cache-size' to attenuate this grouping for human consumption. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122-j504.dts | 8 +- arch/arm64/boot/dts/apple/t8122-j613.dts | 8 +- arch/arm64/boot/dts/apple/t8122-j615.dts | 8 +- arch/arm64/boot/dts/apple/t8122-jxxx.dtsi | 4 +- arch/arm64/boot/dts/apple/t8122.dtsi | 158 ++++++++++++++++----------= ---- 5 files changed, 99 insertions(+), 87 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122-j504.dts b/arch/arm64/boot/dts= /apple/t8122-j504.dts index d9e8016e84a2..e60ec3039196 100644 --- a/arch/arm64/boot/dts/apple/t8122-j504.dts +++ b/arch/arm64/boot/dts/apple/t8122-j504.dts @@ -22,12 +22,12 @@ led-controller { compatible =3D "pwm-leds"; =20 led-0 { - pwms =3D <&fpwm1 0 40000>; - label =3D "kbd_backlight"; - function =3D LED_FUNCTION_KBD_BACKLIGHT; color =3D ; - max-brightness =3D <255>; default-state =3D "keep"; + function =3D LED_FUNCTION_KBD_BACKLIGHT; + label =3D "kbd_backlight"; + max-brightness =3D <255>; + pwms =3D <&fpwm1 0 40000>; }; }; }; diff --git a/arch/arm64/boot/dts/apple/t8122-j613.dts b/arch/arm64/boot/dts= /apple/t8122-j613.dts index 127a4c2d8577..40274a983849 100644 --- a/arch/arm64/boot/dts/apple/t8122-j613.dts +++ b/arch/arm64/boot/dts/apple/t8122-j613.dts @@ -21,12 +21,12 @@ led-controller { compatible =3D "pwm-leds"; =20 led-0 { - pwms =3D <&fpwm1 0 40000>; - label =3D "kbd_backlight"; - function =3D LED_FUNCTION_KBD_BACKLIGHT; color =3D ; - max-brightness =3D <255>; default-state =3D "keep"; + function =3D LED_FUNCTION_KBD_BACKLIGHT; + label =3D "kbd_backlight"; + max-brightness =3D <255>; + pwms =3D <&fpwm1 0 40000>; }; }; }; diff --git a/arch/arm64/boot/dts/apple/t8122-j615.dts b/arch/arm64/boot/dts= /apple/t8122-j615.dts index 9ef7791e2f32..61833f6d019b 100644 --- a/arch/arm64/boot/dts/apple/t8122-j615.dts +++ b/arch/arm64/boot/dts/apple/t8122-j615.dts @@ -21,12 +21,12 @@ led-controller { compatible =3D "pwm-leds"; =20 led-0 { - pwms =3D <&fpwm1 0 40000>; - label =3D "kbd_backlight"; - function =3D LED_FUNCTION_KBD_BACKLIGHT; color =3D ; - max-brightness =3D <255>; default-state =3D "keep"; + function =3D LED_FUNCTION_KBD_BACKLIGHT; + label =3D "kbd_backlight"; + max-brightness =3D <255>; + pwms =3D <&fpwm1 0 40000>; }; }; }; diff --git a/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi b/arch/arm64/boot/dt= s/apple/t8122-jxxx.dtsi index b9576e4164a3..2dbdb77d5413 100644 --- a/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi +++ b/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi @@ -15,9 +15,9 @@ aliases { }; =20 chosen { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; =20 stdout-path =3D "serial0"; =20 @@ -32,9 +32,9 @@ framebuffer0: framebuffer@0 { }; =20 reserved-memory { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; /* To be filled by loader */ }; =20 diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index cf9cd0781fde..173c05a55fc1 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -70,129 +70,137 @@ core3 { }; =20 cpu_e0: cpu@0 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x0>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e1: cpu@1 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x1>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e2: cpu@2 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x2>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e3: cpu@3 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x3>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_p0: cpu@10100 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10100>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p1: cpu@10101 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10101>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p2: cpu@10102 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10102>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p3: cpu@10103 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10103>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 l2_cache_0: l2-cache-0 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x400000>; + cache-unified; }; =20 l2_cache_1: l2-cache-1 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; }; =20 soc { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - nonposted-mmio; + #address-cells =3D <2>; + /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 i2c0: i2c@2a1010000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa1010000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c0_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c0>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -200,14 +208,14 @@ i2c0: i2c@2a1010000 { i2c1: i2c@2a1014000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa1014000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c1_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c1>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -215,14 +223,14 @@ i2c1: i2c@2a1014000 { i2c2: i2c@2a1018000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa1018000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c2_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c2>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -230,14 +238,14 @@ i2c2: i2c@2a1018000 { i2c3: i2c@2a101c000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa101c000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c3_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c3>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -245,14 +253,14 @@ i2c3: i2c@2a101c000 { i2c4: i2c@2a1020000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa1020000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c4_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c4>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -260,8 +268,8 @@ i2c4: i2c@2a1020000 { fpwm1: pwm@2a1044000 { compatible =3D "apple,t8122-fpwm", "apple,s5l-fpwm"; reg =3D <0x2 0xa1044000 0x0 0x4000>; - power-domains =3D <&ps_fpwm1>; clocks =3D <&clkref>; + power-domains =3D <&ps_fpwm1>; #pwm-cells =3D <2>; =20 status =3D "disabled"; @@ -270,16 +278,16 @@ fpwm1: pwm@2a1044000 { serial0: serial@2a1200000 { compatible =3D "apple,s5l-uart"; reg =3D <0x2 0xa1200000 0x0 0x1000>; - reg-io-width =3D <4>; - interrupt-parent =3D <&aic>; - interrupts =3D ; /* * TODO: figure out the clocking properly, there may * be a third selectable clock. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + interrupt-parent =3D <&aic>; + interrupts =3D ; power-domains =3D <&ps_uart0>; + reg-io-width =3D <4>; =20 status =3D "disabled"; }; @@ -287,15 +295,13 @@ serial0: serial@2a1200000 { pinctrl_ap: pinctrl@2c7100000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xc7100000 0x0 0x100000>; - power-domains =3D <&ps_gpio>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_ap 0 0 224>; - apple,npins =3D <224>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -305,6 +311,9 @@ pinctrl_ap: pinctrl@2c7100000 { , ; =20 + power-domains =3D <&ps_gpio>; + apple,npins =3D <224>; + i2c0_pins: i2c0-pins { pinmux =3D , ; @@ -333,30 +342,30 @@ i2c4_pins: i2c4-pins { =20 pmgr: power-management@2d0700000 { compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x2 0xd0700000 0 0x14000>; #address-cells =3D <1>; #size-cells =3D <1>; - reg =3D <0x2 0xd0700000 0 0x14000>; /* child nodes are added in t8122-pmgr.dtsi */ }; =20 aic: interrupt-controller@2d1000000 { compatible =3D "apple,t8122-aic3"; - #interrupt-cells =3D <3>; - interrupt-controller; reg =3D <0x2 0xd1000000 0x0 0x184000>, <0x2 0xd1040000 0x0 0x4>; reg-names =3D "core", "event"; + #interrupt-cells =3D <3>; + interrupt-controller; power-domains =3D <&ps_aic>; =20 affinities { e-core-pmu-affinity { - apple,fiq-index =3D ; cpus =3D <&cpu_e0 &cpu_e1 &cpu_e2 &cpu_e3>; + apple,fiq-index =3D ; }; =20 p-core-pmu-affinity { - apple,fiq-index =3D ; cpus =3D <&cpu_p0 &cpu_p1 &cpu_p2 &cpu_p3>; + apple,fiq-index =3D ; }; }; }; @@ -364,15 +373,13 @@ p-core-pmu-affinity { pinctrl_nub: pinctrl@2e41f0000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xe41f0000 0x0 0x4000>; - power-domains =3D <&ps_nub_gpio>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_nub 0 0 32>; - apple,npins =3D <32>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -381,13 +388,16 @@ pinctrl_nub: pinctrl@2e41f0000 { , , ; + + power-domains =3D <&ps_nub_gpio>; + apple,npins =3D <32>; }; =20 pmgr_mini: power-management@2e4280000 { compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x2 0xe4280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - reg =3D <0x2 0xe4280000 0 0x4000>; /* child nodes are added in t8122-pmgr.dtsi */ }; =20 @@ -403,13 +413,12 @@ pinctrl_smc: pinctrl@2ec820000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xec820000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_smc 0 0 18>; - apple,npins =3D <18>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -418,19 +427,20 @@ pinctrl_smc: pinctrl@2ec820000 { , , ; + + apple,npins =3D <18>; }; =20 pinctrl_aop: pinctrl@2f4824000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xf4824000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_aop 0 0 54>; - apple,npins =3D <54>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -439,17 +449,19 @@ pinctrl_aop: pinctrl@2f4824000 { , , ; + + apple,npins =3D <54>; }; }; =20 timer { compatible =3D "arm,armv8-timer"; interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; interrupts =3D , , , ; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; }; }; =20 --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9357441443F; Mon, 14 Sep 2026 08:41:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375266; cv=none; b=skl1pIrTJDtsXXVjmmFqDjUX3M909S5nSaeBYwl+ten37A4A2zouu/vbk+lJiVsnGMXKI0ow/1tt7Xhl0SwF3avjvDlRZd3oOAWWZ2VlyuO+Y8aw5+2Q7EWKPV7x5YYPug+KpWkHEW3r29qk1OA6jl7vuME33Me46q+7xtphawI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375266; c=relaxed/simple; bh=Kl4BqSpbf9kZBomKYU6+DuNDNx65y0P55uZAFar9yNk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=stPVkv4YjO8baLvG49NIIUZd0RIFosNYwab6Zvhxvgx3CdYNLF5EXLQYTVvg2Im0br5ctpvc7xFUQSuf1ATd7Cd4xSFjBHtgoO58zp5/4wXq+/mDYKgRjIP/g/P7lKzgoarlCfef+XIMHbwe+JFjHyXTM0aTH12udIjVTZlEx9U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=De06MiKw; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=R7Y3zTxC; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="De06MiKw"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="R7Y3zTxC" Received: from phl-compute-03.internal (phl-compute-03.internal [10.202.2.43]) by mailfhigh.phl.internal (Postfix) with ESMTP id E6A49140009E; Mon, 14 Sep 2026 04:40:57 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-03.internal (MEProxy); Mon, 14 Sep 2026 04:40:57 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375257; x=1789461657; bh=CLi5z8YBcWqnU2ceRM7Yd8tzXqpUUOKntz+Aw5cnEjg=; b= De06MiKwRClscnF+yyR/zxKqm98yD0JGfOfdbOLwnoS2xM5azZSInt2C5dMEUC/+ L0h0/s2o9vA2xx6imqC6pkDfPvw9aF5UcW5iZrLu1uwYD63eN8HzB3YmSF84tcn1 rjso1WbSo7ypHBht86I80Bqv6Nrru2M26wrKre0wk8IFOBKj3rwva4Pi+27gm5V2 /I5KudHxLqQX26gA0NWyb90DOVozOPSnr7BtQDibzEwlPuq+82ozTAGVLNIS/WVc j23mwbkbHRv7z3q15+LIJc2FnLVqk8bNCxGmhfLtlQJzCDg38qFVmuTVbY82Opeq Q7kFpgLoDMpkTPG2Vt7srA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375257; x= 1789461657; bh=CLi5z8YBcWqnU2ceRM7Yd8tzXqpUUOKntz+Aw5cnEjg=; b=R 7Y3zTxC7MwZRIZyJjjXXFMVPohV4VRbr8lby40VUsUMxAyferWairLoLPScH9NpM GJamx/3525C9JBOzK6ArBJYk6yHtdBv9mvrvz4ft9fGlwCYO5bi/1RaNssSnyAp2 LwfRagT/m+aUh5XxjBQmAD2jPTabtF8ol6suCST1veFMMYye39EKAjoNDKvql8Wy YtJs/stDkxYp1Yj+PXe7D0vCvkRWw1VocY9eNF3Ktl6olPPG1SrDDce5Jr/OouW7 A7IPAyZFF7GTi2HIKON9LBqmDGW9NVF4aQSDUcUEOSZqSsVC4pysztk21xFtlxJY y3LvZuK6h2Z5IMzJ+EDOA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTEDLHr0shzxwhX+29bUrq2gfJ1+uzQ4b4gKQs3bZHRMEcVi5+3e+WWMmXn4weJHF0 3tXMcFWQblGPPDQI4M9zHrzHMMgs0LXrEWCtY0HOKPhWUiTU65Hq4BSITitLFMR/nfR54A QBr3yt2+EqSebK505dZuX4BQiJBC2YrhM1cKA3YLwTBOhpwZfcQEF5yaMpHRvipvp5nbhM qXqI61aj3JPw2SHELjXQTGsoBh2Y/LuJTzIJZd7IArzAR6+91M7O+W1wr1s1KNxWnuZkuF hsZ8YwXBQsE0gAiTRFJnmiV46ucM1Ygc8cn9Pw17HkJ3S5rNQ8lRntZ8AGSg3kYW6wJPSV OeiSFc2h4OgseGDTZyRE0V7vPoLh4oDzpY8OT2bk+UZ9o9qNHUtT4GcEkKOjFrnn0Hyjw4 e4a3zdxRDZlIqL4xhaot0eP+xiVP+EG+FZv3Rhn2mXeWU8TL0MKiP1udhjLfpJYtqQQhH4 PsbOzLChgfnIeBB0gB+nd3+0xZCWOgcNNLmbsN5NEtSJg2wpC9A8371pXg/7ndy7XROzpY YoAr3rJwuoFdO/dEOtS2J4kVm2pMf5YgQqKkdIpHIZnOQMjTu6Cf3MPuCuZNfuFoH1Qb3k HY66NvfYz6oz9km/+nouXQ9e3aMR55NYj8fVESHhFK4p1NnB9L3ejNDm2SmA X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:57 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:41 +0200 Subject: [PATCH v2 11/13] arm64: dts: apple: t6032-j575d: Remove unused "framebuffer0" label Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-11-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=809; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=Kl4BqSpbf9kZBomKYU6+DuNDNx65y0P55uZAFar9yNk=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm1mOF16s8T24t0N6q7hxiEnZI7WQwIeKjUpL/FZZG HxpFzjVUcrCIMbFICumyJKk/bKDYXWNYkztgzCYOaxMIEMYuDgFYCK9uxkZZh1/efRaHOMX9Zag JVFNcYyBHwxOZcr4cMmcsnmeycA3nZHhxs0zwjeYkub2n7e7nqvQ/D+Bb4/sx52i0vGZbRlLH7/ kAwA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes "[unused-labels] label 'framebuffer0' defined but never &-referenced" dt-check-style strict mode warning. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6032-j575d.dts | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/apple/t6032-j575d.dts b/arch/arm64/boot/dt= s/apple/t6032-j575d.dts index 1c4a0fc9bd6f..e83fdb5d8c86 100644 --- a/arch/arm64/boot/dts/apple/t6032-j575d.dts +++ b/arch/arm64/boot/dts/apple/t6032-j575d.dts @@ -26,7 +26,7 @@ chosen { =20 stdout-path =3D "serial0"; =20 - framebuffer0: framebuffer@0 { + framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9213941443C; Mon, 14 Sep 2026 08:41:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375269; cv=none; b=Pfx05MzrzF8+d9YmjPO+KTC9r2MdQx/Vkii3WJKumgnVV7uRURkaW9qR4M8iO9lpEcTmg1Ckx016AZ69uGAHldnNjWNxWRmz9QGt6R/CYmzv3kmWavGveIQWfD7+siaAT66gY0tWGdRYNDMz1bKVxsv0g9crH1+9Th/ag41/Kjw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375269; c=relaxed/simple; bh=1baPjQaZ3lRGHLwVs5BL2CEaexGqyGoKEzwUUYbRUh8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dpBk5ccpT+m75dMHilKGk0Pura/4eJ6IkoTApsNXQK94HJmFdC35ZixN9q75aPgBHd7z1bb15p8b5s0+J24AutoCPYXkgeHH3LLKn/pJ+PUC/EDynoX58mgS7wYFUoSy4t8110fdGaW9Bg67ZyXubmr1q5jdhPkKgRLcB2jOLII= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=H/ddflny; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=dJ131Ni2; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="H/ddflny"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="dJ131Ni2" Received: from phl-compute-08.internal (phl-compute-08.internal [10.202.2.48]) by mailfhigh.phl.internal (Postfix) with ESMTP id 8DBB2140011B; Mon, 14 Sep 2026 04:40:59 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-08.internal (MEProxy); Mon, 14 Sep 2026 04:40:59 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375259; x=1789461659; bh=udDyoigq11uB8rCsHk7XbWP+tZUO240AMWYiFrGzuJk=; b= H/ddflnytL6at09RqxTtsuxIjkeSMpJL4/Ad9YYn/aNKdnlc57vZ6UNLFoSn4VC/ UTk11G2Gd+Lnu6WyD3cRAx7yDkD2G/zlpNBDHSG42oI77s4Y6ilhNvaC4mrT9w+o /w/jYfAZvWaYY1/iRl1Fai39lh8RFxp6jNKF8JPhJmDqAXCy+9oOJV1OnyOGXDuT zq6BTj3YACSwZ13gyRFzior3EzuGvlyd7njYSD7IiGTq4sj0fpQmM1RrTPwsXHq/ ri/t5OmrLvSZKrP6cdSEVvX/bIS7hz/etJv2FtWXQvf/w674rIqo35ttvkV6L9me G62wOdvP1UlvGzPzrWBSJQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375259; x= 1789461659; bh=udDyoigq11uB8rCsHk7XbWP+tZUO240AMWYiFrGzuJk=; b=d J131Ni2lbOnXF3niV1hp277KEqf1NVOPNMN6s+Gxx/UyylNUYCt9y7q6wI0ViyFe eL0mfksw5KTE3fHz1rDy3nS3AUawBBR2HJAwXbl45zbXyZXpGWD7c0Ab+8128j64 CP27fvnDdnrKJ9ygXIzjOEIFpeYSwrAIbAnV4hiQuOslOYcpS5nWUYPlNKd2eR4z jxgVhHUJkf96RBxiglsVHGJaNgAe4zFVMG4N5LhJegVb0m2Rnx699SgutIUMRX2V X6oNvLpRbFzjj+OWYWIngUfzY3FeUPSVgVXiGyMKaYxR8QI9gyg9ra7BCuk58SQR FXCstuZbexXTK3eTmkdYw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGTKY//RUR5EgjNbSpcd3VVyHi7/RyZZoSH75sSjgM30+UMh0SnsYKjQljj3zB5sH UfXSIJXXAUSEPTXl3x5Pe7T/YIndxdissUCd+4R1d0nftRIrhDo1ZQaSJwH2QxYEcZjR6q e1HSRCovBuObDp7yvtbJu0MeL0TzRLJi/WjnPbfUseVNsYil7chlvegBuYUJmT7prpLoO5 9KBYbuj3PPvZPnU/frjB0pX1g3DRpbM/YNiNklFelr4yqg27xxhYMIdtJwD7hUpgzK9cSv KRK6VlgNVAcaqJfEMRnUBHVIz+eN0YLgQlErlN1OImZXUK+mDrswsAndDkuJm87YyrVFtp Zc/noVkza4VfMBwt4kV4HCObZRHkuNIP9N3okWa6ueOQbDNWacx71FAwCXumTVseOvLYp1 5kBxHAZimNoG9WedkGtus4Yn3z5S7d/L/y9hpuINtLbSopPBQMmGpD35rHhxEXh3WPikEX 8aolg4wYCwPPCkzHCcKu1c1etc+fBYAKzzwPPvLhLyOo5chayRpoN5Y6oGFXID+jSxNz/K bHWMgoockrq4m4MT9iTGaMhA1NwIVFS0bHVOJ9wLi0gi8dTa5ZWWrktWkSLE99/ihSGlzm 0j+116CSHnhjYJyZS0tj+eFxIhCFmuAg+thN9t6gQMENDU6gmrgwPMOzG20w X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:40:59 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:42 +0200 Subject: [PATCH v2 12/13] arm64: dts: apple: t603x: Break overly long lines Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-12-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4678; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=1baPjQaZ3lRGHLwVs5BL2CEaexGqyGoKEzwUUYbRUh8=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm1l+v11p9P5T41/vWXGqwpmiGq4fQtXOHBc+bBV5V qJgmb9aRykLgxgXg6yYIkuS9ssOhtU1ijG1D8Jg5rAygQxh4OIUgIkkr2dkeCqXylda/MT00G1H tvat8UVzL2TbMc7d2HXhm260SKniA0aGoz5XTv36kmZWx1N+ftvn04c0921t3GrC8thT8moC27N +fgA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes "[line-length] line exceeds 80 columns (N)" dt-check-style issue with N > 84. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6030.dtsi | 9 ++++++--- arch/arm64/boot/dts/apple/t6031-dieX.dtsi | 12 ++++++++---- arch/arm64/boot/dts/apple/t6032-j575d.dts | 3 ++- arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi | 3 ++- 4 files changed, 18 insertions(+), 9 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6030.dtsi b/arch/arm64/boot/dts/app= le/t6030.dtsi index 71b75a59f695..524e532830e2 100644 --- a/arch/arm64/boot/dts/apple/t6030.dtsi +++ b/arch/arm64/boot/dts/apple/t6030.dtsi @@ -372,7 +372,8 @@ serial0: serial@289200000 { }; =20 pmgr_gfx: power-management@290e80000 { - compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0x90e80000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -433,7 +434,8 @@ i2c8_pins: i2c8-pins { }; =20 pmgr: power-management@350700000 { - compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x3 0x50700000 0 0x14000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -474,7 +476,8 @@ pinctrl_nub: pinctrl@3641f0000 { }; =20 pmgr_mini: power-management@364280000 { - compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x3 0x64280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; diff --git a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi b/arch/arm64/boot/dt= s/apple/t6031-dieX.dtsi index bd73d691f0d8..1624651c1d92 100644 --- a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-dieX.dtsi @@ -8,14 +8,16 @@ =20 &SOC_NODE { DIE_NODE(pmgr): power-management@292280000 { - compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0x92280000 0 0xc000>; #address-cells =3D <1>; #size-cells =3D <1>; }; =20 DIE_NODE(pmgr1): power-management@292800000 { - compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0x92800000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -45,7 +47,8 @@ DIE_NODE(pinctrl_nub): pinctrl@2a01f0000 { }; =20 DIE_NODE(pmgr_mini): power-management@2a0280000 { - compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0xa0280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -99,7 +102,8 @@ DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { }; =20 DIE_NODE(pmgr_gfx): power-management@408e80000 { - compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x4 0x8e80000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; diff --git a/arch/arm64/boot/dts/apple/t6032-j575d.dts b/arch/arm64/boot/dt= s/apple/t6032-j575d.dts index e83fdb5d8c86..12991546d4bb 100644 --- a/arch/arm64/boot/dts/apple/t6032-j575d.dts +++ b/arch/arm64/boot/dts/apple/t6032-j575d.dts @@ -27,7 +27,8 @@ chosen { stdout-path =3D "serial0"; =20 framebuffer@0 { - compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; + compatible =3D "apple,simple-framebuffer", + "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ power-domains =3D <&ps_dispext0_cpu>; diff --git a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi b/arch/arm64/bo= ot/dts/apple/t603x-j514-j516.dtsi index c9af6103487a..bbee373044f9 100644 --- a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi +++ b/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi @@ -32,7 +32,8 @@ chosen { stdout-path =3D "serial0"; =20 framebuffer0: framebuffer@0 { - compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; + compatible =3D "apple,simple-framebuffer", + "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ power-domains =3D <&ps_disp_fe>; --=20 2.55.0 From nobody Fri Sep 25 10:39:16 2026 Received: from fhigh-a5-smtp.messagingengine.com (fhigh-a5-smtp.messagingengine.com [103.168.172.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 77ABA414A1F; Mon, 14 Sep 2026 08:41:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.156 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375280; cv=none; b=hSoUsvOFpx2OK0tCWKaEZjd3/1S2IbhKjieM+IM0Rt337MzSXRuaaBVaXwKGDIvKq+Nbba2+mPSwTdAOtQVQRx4qJLikVAL1PWeSepaPtB0nyBysZJLe+khs/1TRi4Eg0FguaQTAQGUD+nHWEQ7oIYg+boKlVwZjx3WN7a6DNvA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789375280; c=relaxed/simple; bh=cFmVSaZo9VycGh/nPhdXICFa1DKaYSdhu9nyfwbN2m4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dyvaeGdYYBkCwGF8A9WZqlQWBk035YG7vyR8tZc+8zPmDV85dBIIEaL0OWAseh+o0fv9bt7hxNqutw13eqC5khHS5NgodPUcKiPjiumTKs2kIT+MDpfhuJMYAwaaIbaND69ZUnpo4n8Wf6liO916NXuckoF8jbuBtoNwzHZIXPg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=FMwbpYfi; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=HFJ1ZFje; arc=none smtp.client-ip=103.168.172.156 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="FMwbpYfi"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="HFJ1ZFje" Received: from phl-compute-04.internal (phl-compute-04.internal [10.202.2.44]) by mailfhigh.phl.internal (Postfix) with ESMTP id 4BA7B14000C1; Mon, 14 Sep 2026 04:41:01 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-04.internal (MEProxy); Mon, 14 Sep 2026 04:41:01 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1789375261; x=1789461661; bh=r63YwR1L/ofpHxLT6Q3OA+2f7mAGpLh9Y4XDj0L07nc=; b= FMwbpYfiOshCroUvDo8PQ4W/JiDenRkDjx1VPlirkTI8kco1jLmEfunOju7r2gYi OQ3Zdth5gBjr+uUXOVkPNmWQPN2WfpHkw8pZikv6xauzJ2LJRZefdl1K7ai5Lmlm 6m3hB9pPYLnD3nX6N8nTdso5DZikTtrwgI9s48WKNo7HvE4tiflcVbL7hqIBsRi0 /ae18kgVRDzS9R9Qmtp1ryz6r1qtHBm2mIWGIR16FUufwRTqsU++Enzv3GQk+e1X gdbqbWLinoeVLAqt6RSGW8/4ORrUbmraBzkBsnHqyfMvisWJKZuKqPoKXMlJIuAG GHRq9zW35KeK7UtM+e8mew== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1789375261; x= 1789461661; bh=r63YwR1L/ofpHxLT6Q3OA+2f7mAGpLh9Y4XDj0L07nc=; b=H FJ1ZFjeCUhV7Gk1Kwal/PPc7mEX+iAiO8CSE0OnM7SbWzsy2mtRdaIOFTdV4So5d /OY3oNZaKlHz5fIKMptAE+e1c3XhtftKwgmoJwb8Mpyq8AZnGGKsC5NGjPUTMKiE i+rSud9nQAA1F03yipDhS5ORzuGKcM0e+6f7EWJrUVnZiAN59E7L0mQY6A1IlY10 4rBd8+at3078u5TkEhpkqUV2npkuIn5BC14XLku7rPguQmFULLu8uMxcZzitpeWe Kn2e86IcW+gtDbbCSHtTARiI7zo4XrBFizPmyvwnAmlTjD97JAxepD/2h/XCLXD2 /QhryZmfShK0EBl4zKs5A== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTEDLHr0shzxwhX+29bUrq2gfJ1+uzQ4b4gKQs3bZHRMEcVi5+3e+WWMmXn4weJHF0 3tXMcFWQblGPPDQI4M9zHrzHMMgs0LXrEWCtY0HOKPhWUiTU65Hq4BSITitLFMR/nfR54A QBr3yt2+EqSebK505dZuX4BQiJBC2YrhM1cKA3YLwTBOhpwZfcQEF5yaMpHRvipvp5nbhM qXqI61aj3JPw2SHELjXQTGsoBh2Y/LuJTzIJZd7IArzAR6+91M7O+W1wr1s1KNxWnuZkuF hsZ8YwXBQsE0gAiTRFJnmiV46ucM1Ygc8cn9Pw17HkJ3S5rNQ8lRntZ8AGSg3kYW6wJPdL 83fxU2zWEV5wmioHAb8mbUio1x3EuvEGyBZKDuxzRLjylbCD3pmK589O6UCfgEhyuwyobl jqPAEjFd5AtZAhl5eFzMz4Aa6g4XQDGTAYdPu/ctaPrBZERU+8gCmVkQcbLMHhl89OcHl2 tlyTDskvTtNGyq1s/T4YiKIrMTndMvt//qdmgQsguedd1eYB73QdrUOfTDlqJYp6d7bfYx KwOxFb2JFiqp7btfgy2fjc+/526br1JPc33CptUZOFS2Cwrqz7GdlRHldGTGlv9PIXwpQs P/TvpmOe8WFtjyHbgjjSQ3hWLIubYmqdDjHANi4qhzz/WzMjcbzLWfxL6+ZQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 14 Sep 2026 04:41:00 -0400 (EDT) From: Janne Grunau Date: Mon, 14 Sep 2026 10:40:43 +0200 Subject: [PATCH v2 13/13] arm64: dts: apple: t8122: Break overly long lines Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260914-apple-dts-m3-dt-style-check-v2-13-e3e89c33f562@jannau.net> References: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> In-Reply-To: <20260914-apple-dts-m3-dt-style-check-v2-0-e3e89c33f562@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1203; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=cFmVSaZo9VycGh/nPhdXICFa1DKaYSdhu9nyfwbN2m4=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqzlm1kyN12Vs5zd5nXGb6bWlu85Fi19z2/MfOhePUFJL /O9g8byjlIWBjEuBlkxRZYk7ZcdDKtrFGNqH4TBzGFlAhnCwMUpABO5JM3I0CL3yX+75JPXtgwH lTZtvDZ113sPq8/7bkqcMje41fY57Agjw7zE9sMcto2TeeKVBNmcLLd9i9S0DDE5um/lK43IGwm XeAE= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes "[line-length] line exceeds 80 columns (N)" dt-check-style issue with N > 84. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122.dtsi | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index 173c05a55fc1..52257fa22631 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -341,7 +341,8 @@ i2c4_pins: i2c4-pins { }; =20 pmgr: power-management@2d0700000 { - compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0xd0700000 0 0x14000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -394,7 +395,8 @@ pinctrl_nub: pinctrl@2e41f0000 { }; =20 pmgr_mini: power-management@2e4280000 { - compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0xe4280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; --=20 2.55.0