From nobody Fri Sep 25 13:54:15 2026 Received: from smtpout-03.galae.net (smtpout-03.galae.net [185.246.85.4]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7C91937E2E7 for ; Fri, 11 Sep 2026 15:05:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.246.85.4 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789139122; cv=none; b=J3Chg7y3Bd8R3A9+P7dX2x00Dka3MgVYj3zuCHCB35pJi7SQMsXhTsm/cUksYZLHE/9yn12H7hoVPCibaQZhF/+ULyEcK6B98fGRRHuwAvhw9Vn/B2Qg+hSNoI38viEgIsGYbl0kAyRYYp/tIvRlKFSaF6U3noO6sG0gzZqd0wc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789139122; c=relaxed/simple; bh=+BGYJv/Ec5lmfa8H8S/IhXnRpw8XMU+otzHcScLyKyQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=seZT5Weq2xJU6iHjLaIKt6gKFc94gkADNiHekyI8qmPqr+UI0+frVw5GX+u404+UYPmXs/gZBCu8iAHWuu1On5EouxbsvyhV50GbjhQW8x1eo0dMt4PH7D3GJqWgHb/VPo7NiXyimrVY7PyoGN2coaBET8Lo/2ye+1fceCcuW1E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com; spf=pass smtp.mailfrom=bootlin.com; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b=kdDnowvS; arc=none smtp.client-ip=185.246.85.4 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=bootlin.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b="kdDnowvS" Received: from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233]) by smtpout-03.galae.net (Postfix) with ESMTPS id 9E8BC4E401EF; Fri, 11 Sep 2026 15:05:16 +0000 (UTC) Received: from mail.galae.net (mail.galae.net [212.83.136.155]) by smtpout-01.galae.net (Postfix) with ESMTPS id 737DF601DE; Fri, 11 Sep 2026 15:05:16 +0000 (UTC) Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id 4C43511C7AFA5; Fri, 11 Sep 2026 17:05:09 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim; t=1789139111; h=from:subject:date:message-id:to:cc:mime-version: content-transfer-encoding:in-reply-to:references; bh=fO65BpNoMjprHokkh6R5n/KLjYhKRahGsAa+s7tmcCM=; b=kdDnowvSHryo319s1WAmR815lG6lFHhbgm3+o57L3Hgz5ThMNPVEHZVz1kBLVzFT12+mxo urfXzhKOToe24crfUAy2AdM5AE7kmVNvZNtInnlThsDA1Qzp2KGH0FtTrfuBsu0erZNoge V1jy/kow5pO2wIwn95n7F+26prXsSubuNAlni16h6RG8OFwBAoliE8K1/HdBzT7ZmnC/iq ebR9BewRm4EThScbtnYo02MTZ+7rChVi1ZPmR1pleQ+wQvh1Xt50Xt1uZSF21o3yLGlWS+ /QHInXaSb2MhOuwlDFaavjajpxPis9x0G7wL4/tSW+cIXWg1DjUhetfLRTF2Nw== From: "Herve Codina (Schneider Electric)" To: Wolfram Sang , Herve Codina , Daniel Lezcano , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Pascal Eberhard , Miquel Raynal , Thomas Petazzoni , Krzysztof Kozlowski Subject: [PATCH v5 1/4] dt-bindings: timer: Add the Renesas RZ/N1 timer Date: Fri, 11 Sep 2026 17:04:52 +0200 Message-ID: <20260911150456.893761-2-herve.codina@bootlin.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260911150456.893761-1-herve.codina@bootlin.com> References: <20260911150456.893761-1-herve.codina@bootlin.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Last-TLS-Session-Version: TLSv1.3 Content-Type: text/plain; charset="utf-8" The Renesas RZ/N1 timer block controller is the controller in charge of timers available in the Renesas RZ/N1 SoCs family. This controller handles 8 timers: - 6 16-bit timers - 2 32-bit timers Signed-off-by: Herve Codina (Schneider Electric) Reviewed-by: Krzysztof Kozlowski Reviewed-by: Geert Uytterhoeven Reviewed-by: Wolfram Sang --- .../bindings/timer/renesas,rzn1-timer.yaml | 74 +++++++++++++++++++ 1 file changed, 74 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/renesas,rzn1-ti= mer.yaml diff --git a/Documentation/devicetree/bindings/timer/renesas,rzn1-timer.yam= l b/Documentation/devicetree/bindings/timer/renesas,rzn1-timer.yaml new file mode 100644 index 000000000000..7218c0c2671d --- /dev/null +++ b/Documentation/devicetree/bindings/timer/renesas,rzn1-timer.yaml @@ -0,0 +1,74 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/renesas,rzn1-timer.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas RZ/N1 timers + +maintainers: + - Herve Codina + +description: | + The Renesas RZ/N1 SoCs timers block controller is composed of 8 independ= ent + timers. + - 6 are 16-bit timers + - 2 are 32-bit timers + + Each timer has its own interrupt line and can work in either one-shot or + periodic mode. + +properties: + compatible: + items: + - const: renesas,r9a06g032-timer # RZ/N1D + - const: renesas,rzn1-timer + + reg: + maxItems: 1 + + clocks: + items: + - description: APB internal bus clock + + clock-names: + items: + - const: pclk + + power-domains: + maxItems: 1 + + interrupts: + maxItems: 8 + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + - interrupts + +additionalProperties: false + +examples: + - | + #include + #include + + timer@51001000 { + compatible =3D "renesas,r9a06g032-timer", "renesas,rzn1-timer"; + reg =3D <0x51001000 0x200>; + clocks =3D <&sysctrl R9A06G032_HCLK_TIMER0>; + clock-names =3D "pclk"; + power-domains =3D <&sysctrl>; + interrupts =3D , + , + , + , + , + , + , + ; + }; +... --=20 2.55.0 From nobody Fri Sep 25 13:54:15 2026 Received: from smtpout-04.galae.net (smtpout-04.galae.net [185.171.202.116]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B454F38B15B; Fri, 11 Sep 2026 15:05:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.171.202.116 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789139127; cv=none; b=g7yTC/iuHpIX4FOq9EU6bkjKfIwIXc1Z7fv9CzatikH3Tw3zoe7iqmuS9FLo3JlBbdwZuoZUgap2475hiv2pJHQQty58rGyj4TrKuHu9nh96X43Kv348jHr1fONctMaT1GpWwqOhmumsDOzl5gXpm3+tjsq65Yikr6C6ndWCUSk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789139127; c=relaxed/simple; bh=LRoQhAET0B5Vnu4vygcr7kE88uVVUfdeHdoZRwL08Sk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ezrRA5uBB30YX9QvUOoBXm8x73RqJOyVpssGqT/BHFz18EV3YkGgiKqCjgxN7HUuUhq5CfpWT89jxLoZYdpilZ1gC/wCHdgm+8lViustpHSPvzQu4yIpuD9QgmYx9bjsk2CRWheO/jbldi2x3MVUni1wTxPBRenQ488woIYENNQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com; spf=pass smtp.mailfrom=bootlin.com; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b=P71XK9XW; arc=none smtp.client-ip=185.171.202.116 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=bootlin.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b="P71XK9XW" Received: from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233]) by smtpout-04.galae.net (Postfix) with ESMTPS id C6766C63A0C; Fri, 11 Sep 2026 15:06:04 +0000 (UTC) Received: from mail.galae.net (mail.galae.net [212.83.136.155]) by smtpout-01.galae.net (Postfix) with ESMTPS id 01604601DE; Fri, 11 Sep 2026 15:05:23 +0000 (UTC) Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id 186D311C7AFB0; Fri, 11 Sep 2026 17:05:15 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim; t=1789139118; h=from:subject:date:message-id:to:cc:mime-version: content-transfer-encoding:in-reply-to:references; bh=Lnr9C0bZyORf1WD2hR8PEhaL8UhqzVbZdxttr4+aoSM=; b=P71XK9XW0hq7ehQzcH/KnZc/SjqPLmNwOMCCpuv70NJjhiP9E0SCOZdkiFMZAoRftO91ly wZ6JbS5zWSw8MWUXLfYYutjsQeLjVf/QKZcdFed+6LGRwz+ypAt0x34jfu2cDWWw6eXDLs HbrdlHyh1mEq0U+xrm3n1PAj3k0kCvDPp2Qa9EKBhTeqZbFgQ+ifufdGxOIqSU46j48vqJ lfOLfmFNdZy7pjxePoYj3ypFBiw1qZQvYvEvKVsnvD/LZI3nZMKami0DuKJanoKFx67OYM IWby+I9ZQHfdNLgU0tTKn/QM4fqnWfwzXupg01/gE8EsHh7WxH76eBA6D9ZaZQ== From: "Herve Codina (Schneider Electric)" To: Wolfram Sang , Herve Codina , Daniel Lezcano , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Pascal Eberhard , Miquel Raynal , Thomas Petazzoni Subject: [PATCH v5 2/4] clocksource/drivers: Add support for the Renesas RZ/N1 timers Date: Fri, 11 Sep 2026 17:04:53 +0200 Message-ID: <20260911150456.893761-3-herve.codina@bootlin.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260911150456.893761-1-herve.codina@bootlin.com> References: <20260911150456.893761-1-herve.codina@bootlin.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Last-TLS-Session-Version: TLSv1.3 Content-Type: text/plain; charset="utf-8" The Renesas RZ/N1 timer block controller is the controller in charge of timers available in the Renesas RZ/N1 SoCs family. This controller handles 8 timers: - 6 16-bit timers - 2 32-bit timers Each timer has its own interrupt, its own prescaler that can be used to divide the clock by 25 and all of them can work in either one-shot or periodic mode. Signed-off-by: Herve Codina (Schneider Electric) Tested-by: Wolfram Sang --- drivers/clocksource/Kconfig | 11 + drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-rzn1.c | 484 +++++++++++++++++++++++++++++++ 3 files changed, 496 insertions(+) create mode 100644 drivers/clocksource/timer-rzn1.c diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig index d9c76dd443f8..da83483296d5 100644 --- a/drivers/clocksource/Kconfig +++ b/drivers/clocksource/Kconfig @@ -152,6 +152,17 @@ config REALTEK_OTTO_TIMER RT8391, RTL8392, RTL8393 and RTL8396 and chips of the RTL930x series such as RTL9301, RTL9302 or RTL9303. =20 +config RZN1_TIMER + bool "Renesas RZ/N1 Timer" + depends on HAS_IOMEM && COMMON_CLK + depends on ARCH_RZN1 || COMPILE_TEST + help + Enables support for RZ/N1 SoC timers. + A timers block in RZ/N1 SoCs is composed of 8 timers + - 6 16-bit timers + - 2 32-bit timers + Two timers blocks are available in RZ/N1 SoCs. + config SUN4I_TIMER bool "Sun4i timer driver" if COMPILE_TEST depends on HAS_IOMEM diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile index b46376af6b49..464ec6690ab6 100644 --- a/drivers/clocksource/Makefile +++ b/drivers/clocksource/Makefile @@ -96,3 +96,4 @@ obj-$(CONFIG_EP93XX_TIMER) +=3D timer-ep93xx.o obj-$(CONFIG_RALINK_TIMER) +=3D timer-ralink.o obj-$(CONFIG_NXP_STM_TIMER) +=3D timer-nxp-stm.o obj-$(CONFIG_RTK_SYSTIMER) +=3D timer-realtek.o +obj-$(CONFIG_RZN1_TIMER) +=3D timer-rzn1.o diff --git a/drivers/clocksource/timer-rzn1.c b/drivers/clocksource/timer-r= zn1.c new file mode 100644 index 000000000000..a66a045309f6 --- /dev/null +++ b/drivers/clocksource/timer-rzn1.c @@ -0,0 +1,484 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/N1 timers driver + * + * Copyright (C) 2026 Schneider-Electric + * + * Author: Herve Codina + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* Per-timer register offsets */ +#define RZN1_TIMER_LOAD_COUNT_REG 0x00 +#define RZN1_TIMER_CURRENT_COUNT_REG 0x04 +#define RZN1_TIMER_CONTROL_REG 0x08 +#define RZN1_TIMER_CONTROL_INT_UNMASK BIT(3) +#define RZN1_TIMER_CONTROL_ENABLE BIT(2) +#define RZN1_TIMER_CONTROL_AUTORELOAD BIT(1) +#define RZN1_TIMER_CONTROL_PRESCALER_DIV25 BIT(0) +#define RZN1_TIMER_CLEAR_INT_REG 0x0c +#define RZN1_TIMER_STATUS_INT0_REG 0x10 +#define RZN1_TIMER_STATUS_INT1_REG 0x14 + +/* + * 8 timers are available. Among those 8 timers, the first 6 timers are 16= -bit + * timers and the last two ones are 32-bit timers. + */ +#define RZN1_TIMER_BASE_INDEX_16BIT_TIMERS 0 +#define RZN1_TIMER_NB_16BIT_TIMERS 6 +#define RZN1_TIMER_LAST_INDEX_16BIT_TIMERS (RZN1_TIMER_BASE_INDEX_16BIT_TI= MERS + \ + RZN1_TIMER_NB_16BIT_TIMERS - 1) + +#define RZN1_TIMER_BASE_INDEX_32BIT_TIMERS 6 +#define RZN1_TIMER_NB_32BIT_TIMERS 2 +#define RZN1_TIMER_LAST_INDEX_32BIT_TIMERS (RZN1_TIMER_BASE_INDEX_32BIT_TI= MERS + \ + RZN1_TIMER_NB_32BIT_TIMERS - 1) + +#define RZN1_TIMER_IS_16BIT_TIMER(_i) ((_i) < RZN1_TIMER_BASE_INDEX_32BIT_= TIMERS) + +/* Total numbers of timers */ +#define RZN1_TIMER_NB_TIMERS (RZN1_TIMER_NB_16BIT_TIMERS + \ + RZN1_TIMER_NB_32BIT_TIMERS) + +/* Offset of registers related to the timer number _i in the timers regs a= rea */ +#define RZN1_TIMER_REGS_OFFSET(_i) (0x20 * (_i)) + +struct rzn1_timer { + void __iomem *base; + unsigned int width; + unsigned long rate; + unsigned long hz_period; + struct clock_event_device ced; +}; + +static int rzn1_timer_config(struct rzn1_timer *timer, u32 period, bool is= _periodic) +{ + u32 ctrl; + + ctrl =3D readl(timer->base + RZN1_TIMER_CONTROL_REG); + + /* Disable the timer */ + writel(ctrl & ~RZN1_TIMER_CONTROL_ENABLE, + timer->base + RZN1_TIMER_CONTROL_REG); + + /* Set the new period */ + writel(period, timer->base + RZN1_TIMER_LOAD_COUNT_REG); + + /* Prepare the timer mode */ + if (is_periodic) + ctrl |=3D RZN1_TIMER_CONTROL_AUTORELOAD; + else + ctrl &=3D ~RZN1_TIMER_CONTROL_AUTORELOAD; + + /* + * Enable the timer. + * + * This automatically resets the CURRENT_COUNT register. + */ + ctrl |=3D RZN1_TIMER_CONTROL_ENABLE; + writel(ctrl, timer->base + RZN1_TIMER_CONTROL_REG); + + return 0; +} + +static void rzn1_timer_disable(struct rzn1_timer *timer) +{ + u32 ctrl; + + ctrl =3D readl(timer->base + RZN1_TIMER_CONTROL_REG); + ctrl &=3D ~RZN1_TIMER_CONTROL_ENABLE; + writel(ctrl, timer->base + RZN1_TIMER_CONTROL_REG); +} + +static void rzn1_timer_int_enable(struct rzn1_timer *timer) +{ + u32 ctrl; + + ctrl =3D readl(timer->base + RZN1_TIMER_CONTROL_REG); + ctrl |=3D RZN1_TIMER_CONTROL_INT_UNMASK; + writel(ctrl, timer->base + RZN1_TIMER_CONTROL_REG); +} + +static irqreturn_t rzn1_timer_interrupt(int irq, void *dev_id) +{ + struct rzn1_timer *timer =3D dev_id; + + /* Ack the interrupt */ + readl(timer->base + RZN1_TIMER_CLEAR_INT_REG); + + timer->ced.event_handler(&timer->ced); + return IRQ_HANDLED; +} + +static int rzn1_clkevt_set_next_event(unsigned long cycles, + struct clock_event_device *evt) +{ + struct rzn1_timer *timer =3D container_of(evt, struct rzn1_timer, ced); + + return rzn1_timer_config(timer, cycles, false); +} + +static int rzn1_clkevt_shutdown(struct clock_event_device *evt) +{ + struct rzn1_timer *timer =3D container_of(evt, struct rzn1_timer, ced); + + rzn1_timer_disable(timer); + return 0; +} + +static int rzn1_clkevt_set_periodic(struct clock_event_device *evt) +{ + struct rzn1_timer *timer =3D container_of(evt, struct rzn1_timer, ced); + + rzn1_timer_config(timer, timer->hz_period, true); + return 0; +} + +/* + * This global lock is used to prevent race conditions during global timers + * test and set operation in case the driver is using the async probe opti= on. + */ +static DEFINE_MUTEX(rzn1_global_timers_lock); + +static int rzn1_timer_instance; + +/* scheduler and clocksource */ +static struct rzn1_timer *rzn1_sched_clock; + +static u64 notrace rzn1_sched_read(void) +{ + return readl_relaxed(rzn1_sched_clock->base + RZN1_TIMER_CURRENT_COUNT_RE= G); +} + +static u64 rzn1_clksrc_read(struct clocksource *cs) +{ + return readl_relaxed(rzn1_sched_clock->base + RZN1_TIMER_CURRENT_COUNT_RE= G); +} + +static struct clocksource rzn1_clocksource =3D { + .name =3D "rzn1_timer_clocksource", + .rating =3D 200, + .flags =3D CLOCK_SOURCE_IS_CONTINUOUS, + .read =3D rzn1_clksrc_read, +}; + +/* Timers table where 16-bit timers will be assigned per-cpu */ +static struct rzn1_timer *rzn1_tab_timers; + +static int rzn1_local_timer_starting_cpu(unsigned int cpu) +{ + struct rzn1_timer *timer; + + /* We assign the first and second 16-bit timer as per-cpu timers. */ + if (cpu >=3D 2) + return 0; + + timer =3D &rzn1_tab_timers[cpu + RZN1_TIMER_BASE_INDEX_16BIT_TIMERS]; + + timer->ced.cpumask =3D cpumask_of(cpu); + irq_force_affinity(timer->ced.irq, cpumask_of(cpu)); + + clockevents_config_and_register(&timer->ced, timer->rate, 1, + GENMASK(timer->width - 1, 0)); + /* + * Time to enable the interrupt even if no interrupt can be fired yet. + * Indeed, the timer is still globally disabled. + * It will be enabled when rzn1_timer_config() is called + */ + enable_irq(timer->ced.irq); + return 0; +} + +static int rzn1_local_timer_dying_cpu(unsigned int cpu) +{ + struct rzn1_timer *timer; + + if (cpu >=3D 2) + return 0; + + timer =3D &rzn1_tab_timers[cpu + RZN1_TIMER_BASE_INDEX_16BIT_TIMERS]; + + rzn1_timer_disable(timer); + disable_irq_nosync(timer->ced.irq); + return 0; +} + +static void rzn1_timer_init(struct rzn1_timer *timer, unsigned int index, + void __iomem *timers_base, unsigned long clock_rate) +{ + timer->base =3D timers_base + RZN1_TIMER_REGS_OFFSET(index); + + /* Disable the timer */ + writel(0, timer->base + RZN1_TIMER_CONTROL_REG); + + /* Clear potential interrupts */ + readl(timer->base + RZN1_TIMER_CLEAR_INT_REG); + + if (RZN1_TIMER_IS_16BIT_TIMER(index)) { + timer->width =3D 16; + /* + * Enable pre-scaler for 16-bit timers. + * + * Timers are fed by a 25MHz clock. With this pre-scaler (1/25) + * enabled, the 16-bit timers resolution is 1 microsecond. + */ + writel(RZN1_TIMER_CONTROL_PRESCALER_DIV25, + timer->base + RZN1_TIMER_CONTROL_REG); + timer->rate =3D clock_rate / 25; + } else { + timer->width =3D 32; + timer->rate =3D clock_rate; + } + timer->hz_period =3D DIV_ROUND_UP(timer->rate, HZ); +} + +static void rzn1_timer_clkevt_init_ced(struct rzn1_timer *timer, const cha= r *name, + int irq) +{ + timer->ced.features =3D CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT; + timer->ced.set_next_event =3D rzn1_clkevt_set_next_event; + timer->ced.set_state_shutdown =3D rzn1_clkevt_shutdown; + timer->ced.set_state_periodic =3D rzn1_clkevt_set_periodic; + timer->ced.cpumask =3D cpu_possible_mask; + + /* + * 32-bit timers are fed with a 25 MHz clock directly derived from the + * main PLL (1 GHz). The arch timer, ARMv7 CP15 in RZ/N1 SoCs, is fed + * with to a 6.25 MHz clock. + * + * The clock of the RZ/N1 timers block is a stable one and the RZ/N1 + * timers have a higher resolution than the ARM CP15 one. + * + * Also those 32-bit RZ/N1 timers are assigned per-cpu. + * + * Use a high rating for the 32-bit RZ/N1 timers in order to have them + * chosen by the system. + */ + timer->ced.rating =3D timer->width =3D=3D 16 ? 200 : 460; + timer->ced.owner =3D THIS_MODULE; + timer->ced.name =3D name; + timer->ced.irq =3D irq; +} + +static int rzn1_timer_setup_timers(struct platform_device *pdev, + struct rzn1_timer *tab_timers, + unsigned int first_timer_index, + unsigned int last_timer_index, + void __iomem *base, unsigned long clock_rate) +{ + struct device *dev =3D &pdev->dev; + struct rzn1_timer *timer; + unsigned int i; + char *name; + int irq; + int ret; + + for (i =3D first_timer_index; i <=3D last_timer_index; i++) { + timer =3D &tab_timers[i]; + + rzn1_timer_init(timer, i, base, clock_rate); + + irq =3D platform_get_irq(pdev, i); + if (irq < 0) + return irq; + + name =3D devm_kasprintf(dev, GFP_KERNEL, "%s-%u", dev_name(dev), i); + if (!name) + return -ENOMEM; + + rzn1_timer_clkevt_init_ced(timer, name, irq); + + ret =3D devm_request_irq(dev, timer->ced.irq, rzn1_timer_interrupt, + IRQF_TIMER | IRQF_NO_AUTOEN, + timer->ced.name, timer); + if (ret < 0) + return dev_err_probe(dev, ret, "timer%u: Failed to request IRQ\n", i); + + rzn1_timer_int_enable(timer); + } + return 0; +} + +static void rzn1_timer_register_clkevt(struct rzn1_timer *tab_timers, + unsigned int first_timer_index, + unsigned int last_timer_index) +{ + struct rzn1_timer *timer; + unsigned int i; + + for (i =3D first_timer_index; i <=3D last_timer_index; i++) { + timer =3D &tab_timers[i]; + clockevents_config_and_register(&timer->ced, timer->rate, + 1, GENMASK(timer->width - 1, 0)); + /* + * Time to enable the interrupt even if no interrupt can be + * fired yet. Indeed, the timer is still globally disabled. + * It will be enabled when rzn1_timer_config() is called + */ + enable_irq(timer->ced.irq); + } +} + +static int rzn1_timer_probe_first(struct platform_device *pdev, + struct rzn1_timer *tab_timers, + void __iomem *base, unsigned long clock_rate) +{ + struct device *dev =3D &pdev->dev; + struct rzn1_timer *timer; + int ret; + + /* + * Each timer instance has 6 x 16-bit timers and 2 x 32-bit timers. + * + * Probe the first instance. In that case, timers are assigned as + * follow: + * - First and second 16-bit timers: clock events per CPU + * - Last (second one) 32-bit timer: clocksource and sched_clock + * - Other timers: clock events for all possible CPUs + * + * First step, perform all operation that could fail without calling + * clockevents_config_and_register(), sched_clock_register() nor + * cpuhp_setup_state(). Those operation don't have unregister nor + * teardown counterparts and so, once called, we cannot remove the + * related resource. + */ + + /* First step for 16-bit timers and the first 32-bit timers. */ + ret =3D rzn1_timer_setup_timers(pdev, tab_timers, + RZN1_TIMER_BASE_INDEX_16BIT_TIMERS, + RZN1_TIMER_BASE_INDEX_32BIT_TIMERS, + base, clock_rate); + if (ret) + return ret; + + /* + * Second step, almost all operations that can fail have been called. + * Timers are ready to work. Start with the last operation that can fail, + * installing and invoking hotplug callbacks + */ + rzn1_tab_timers =3D tab_timers; + ret =3D cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, + "clockevents/rzn1/global_timer:starting", + rzn1_local_timer_starting_cpu, + rzn1_local_timer_dying_cpu); + if (ret < 0) + return dev_err_probe(dev, ret, "Setup CPU hotplug state failed\n"); + + /* + * At this point, no more operations can fail. Perform remaining + * operations. Starting by handling the last (second one) 32-bit timer + */ + timer =3D &tab_timers[RZN1_TIMER_LAST_INDEX_32BIT_TIMERS]; + + rzn1_timer_init(timer, RZN1_TIMER_LAST_INDEX_32BIT_TIMERS, base, clock_ra= te); + rzn1_timer_config(timer, GENMASK(timer->width - 1, 0), true); + + rzn1_sched_clock =3D timer; + + sched_clock_register(rzn1_sched_read, rzn1_sched_clock->width, rzn1_sched= _clock->rate); + + rzn1_clocksource.mask =3D CLOCKSOURCE_MASK(rzn1_sched_clock->width); + clocksource_register_hz(&rzn1_clocksource, rzn1_sched_clock->rate); + + /* + * Register clockevents for 16-bit timers (except the first and second + * ones) and for the first 32-bit timer. The first and second 16-bit + * timers clockevents are registered by CPU hotplug startup function set + * previously by the cpuhp_setup_state() call. + */ + rzn1_timer_register_clkevt(tab_timers, + RZN1_TIMER_BASE_INDEX_16BIT_TIMERS + 2, + RZN1_TIMER_BASE_INDEX_32BIT_TIMERS); + + return 0; +} + +static int rzn1_timer_probe_other(struct platform_device *pdev, + struct rzn1_timer *tab_timers, + void __iomem *base, unsigned long clock_rate) +{ + int ret; + + /* + * Probe other instance(s), i.e. not the first one. In that case, + * all timers are used as clock events and available for all possible + * CPUs + * + * First step, perform all operation that could fail without calling + * clockevents_config_and_register(). Unregister counterpart does not + * exist and so, once called, we cannot remove the related resource. + */ + ret =3D rzn1_timer_setup_timers(pdev, tab_timers, + RZN1_TIMER_BASE_INDEX_16BIT_TIMERS, + RZN1_TIMER_LAST_INDEX_32BIT_TIMERS, + base, clock_rate); + if (ret) + return ret; + + /* + * Second step, all operation that can fail have been called. We can + * register our timers. + */ + rzn1_timer_register_clkevt(tab_timers, + RZN1_TIMER_BASE_INDEX_16BIT_TIMERS, + RZN1_TIMER_LAST_INDEX_32BIT_TIMERS); + return 0; +} + +static int rzn1_timer_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct rzn1_timer *tab_timers; + unsigned long clock_rate; + void __iomem *base; + struct clk *clk; + int ret; + + tab_timers =3D devm_kcalloc(dev, RZN1_TIMER_NB_TIMERS, sizeof(*tab_timers= ), + GFP_KERNEL); + if (!tab_timers) + return -ENOMEM; + + base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) + return PTR_ERR(base); + + clk =3D devm_clk_get_enabled(dev, "pclk"); + if (IS_ERR(clk)) + return dev_err_probe(dev, PTR_ERR(clk), "Failed to get pclk\n"); + + clock_rate =3D clk_get_rate(clk); + + scoped_guard(mutex, &rzn1_global_timers_lock) { + ret =3D !rzn1_timer_instance ? + rzn1_timer_probe_first(pdev, tab_timers, base, clock_rate) : + rzn1_timer_probe_other(pdev, tab_timers, base, clock_rate); + if (!ret) + rzn1_timer_instance++; + } + + return ret; +} + +static const struct of_device_id rzn1_timer_of_match[] =3D { + { .compatible =3D "renesas,rzn1-timer", }, + { /* sentinel */ } +}; + +static struct platform_driver rzn1_timer_driver =3D { + .driver =3D { + .name =3D "rzn1_timer", + .of_match_table =3D rzn1_timer_of_match, + .suppress_bind_attrs =3D true, + }, +}; +builtin_platform_driver_probe(rzn1_timer_driver, rzn1_timer_probe); --=20 2.55.0 From nobody Fri Sep 25 13:54:15 2026 Received: from smtpout-04.galae.net (smtpout-04.galae.net [185.171.202.116]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1CB636EAB8; Fri, 11 Sep 2026 15:05:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.171.202.116 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789139132; cv=none; b=RKpKwpxdiOdF494JkINPIly5Opyp2G63R/y8477I2/XlfVn6FVR+jsSy5taf1+JjnuX562lSShGb7BEZCBXJosvERJ9dFGhRSm3V5q9TBulPczcCLQkgDu7H9Iw0iuIWO+9mPsY+bxTTxebj6he2ymZHArmc2PlDJWId3Y/DIXg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789139132; c=relaxed/simple; bh=oLctePOGxPPRUbtQZuT0MEC1E4uXDtj8aF9aZKCHexc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=p9yTh+3M4q43Y+D9q6YmRWV8TA2aE/EJdEdo+IPuWy62/DFZ6U8vAYlz/RCOHelTe8yKsmv4VLPl8jCRZPeMWHDaKuV+qpm+EWJFegC+blwDBhUSFzKFml63xIojHwjdK4ytd3y4z3asDFd1kDR7fLdQUgDuNcLsNTDEm3ZYS4A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com; spf=pass smtp.mailfrom=bootlin.com; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b=DKg00gnT; arc=none smtp.client-ip=185.171.202.116 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=bootlin.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b="DKg00gnT" Received: from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233]) by smtpout-04.galae.net (Postfix) with ESMTPS id 02464C63A0C; Fri, 11 Sep 2026 15:06:11 +0000 (UTC) Received: from mail.galae.net (mail.galae.net [212.83.136.155]) by smtpout-01.galae.net (Postfix) with ESMTPS id 3145E601DE; Fri, 11 Sep 2026 15:05:29 +0000 (UTC) Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id 9842411C7AFB1; Fri, 11 Sep 2026 17:05:22 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim; t=1789139124; h=from:subject:date:message-id:to:cc:mime-version: content-transfer-encoding:in-reply-to:references; bh=FWib/BdWYa2opT7pMAJQyUzwO/Irx5Iu+DpIpo9cepI=; b=DKg00gnT4ftdGyrO/Qj+MoESq+8l0xb7qkW7xSKiRGtvGmbOK/oowhox8fz79zg3PGFTYR DcFh9r3HJr14chg9eT89VmcQMEh9+9gtr9vRB7u9U3rqmiu5mTIaF3xjaIzckmKgK3X4Sn vf2WFGb1PCweLchnrdFlJCfOvzV6V/NsE+aXoHIjwoL10tlp4ZI3k1UcLBLuTBuSJAi1rI 1k2CHzTRxwvTonc/jFhRvRyA3DRpDqKj++zIWjTCurEyjh1fxf2R19aob1VN6/83Bk5bci CORCg4i1joJlSd0ltz9do8FD5g+MybvMvwpFdgyu2rjg05724h7O+9LCIjLtUA== From: "Herve Codina (Schneider Electric)" To: Wolfram Sang , Herve Codina , Daniel Lezcano , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Pascal Eberhard , Miquel Raynal , Thomas Petazzoni Subject: [PATCH v5 3/4] ARM: dts: r9a06g032: Add support for timers Date: Fri, 11 Sep 2026 17:04:54 +0200 Message-ID: <20260911150456.893761-4-herve.codina@bootlin.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260911150456.893761-1-herve.codina@bootlin.com> References: <20260911150456.893761-1-herve.codina@bootlin.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Last-TLS-Session-Version: TLSv1.3 Content-Type: text/plain; charset="utf-8" In the Renesas RZ/N1 SoCs family, two timers block are available. Each block contains 8 timers composed of 6 16-bits timers and 2 32-bits timers. Each timer has its own interrupt line. Describe those timers blocks. Signed-off-by: Herve Codina (Schneider Electric) Reviewed-by: Geert Uytterhoeven Reviewed-by: Wolfram Sang Tested-by: Wolfram Sang --- arch/arm/boot/dts/renesas/r9a06g032.dtsi | 34 ++++++++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/arch/arm/boot/dts/renesas/r9a06g032.dtsi b/arch/arm/boot/dts/r= enesas/r9a06g032.dtsi index 19c9bce0a26d..6fae6db2850e 100644 --- a/arch/arm/boot/dts/renesas/r9a06g032.dtsi +++ b/arch/arm/boot/dts/renesas/r9a06g032.dtsi @@ -806,6 +806,40 @@ gpioirqmux: interrupt-controller@51000480 { status =3D "disabled"; }; =20 + timer0: timer@51001000 { + compatible =3D "renesas,r9a06g032-timer", "renesas,rzn1-timer"; + reg =3D <0x51001000 0x200>; + clocks =3D <&sysctrl R9A06G032_HCLK_TIMER0>; + clock-names =3D "pclk"; + power-domains =3D <&sysctrl>; + interrupts =3D , + , + , + , + , + , + , + ; + status =3D "disabled"; + }; + + timer1: timer@51002000 { + compatible =3D "renesas,r9a06g032-timer", "renesas,rzn1-timer"; + reg =3D <0x51002000 0x200>; + clocks =3D <&sysctrl R9A06G032_HCLK_TIMER1>; + clock-names =3D "pclk"; + power-domains =3D <&sysctrl>; + interrupts =3D , + , + , + , + , + , + , + ; + status =3D "disabled"; + }; + can0: can@52104000 { compatible =3D "renesas,r9a06g032-sja1000", "renesas,rzn1-sja1000"; reg =3D <0x52104000 0x800>; --=20 2.55.0 From nobody Fri Sep 25 13:54:15 2026 Received: from smtpout-04.galae.net (smtpout-04.galae.net [185.171.202.116]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4FA5536B924; Fri, 11 Sep 2026 15:05:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.171.202.116 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789139138; cv=none; b=ZWLK8290gxKOTbzlIVtf6sysy1qOOmski4riwJZe9sILji2EJh3gOrlQMqPoz9uSCcV//RBaxvFtqqYhCittCTbaIZwm96wPI+0/KfYUqDzSYi0f4nfqGumwF9NgWUNyPkdQ1itI3Lb9FtySCKITfAqoOp658HuAS5WJMCgdt/I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789139138; c=relaxed/simple; bh=uXeZbqHCfqk3Kawl7nHNeW4a/zKZ/FRcBsKCjIooIvs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Sp7huwP/S7QF7jYTj3dmFTb3v5WH8y+rANC/6k7m7tPryjwfF3di4eAPoLlen4xvwTR3jDTLn85sI/+xv60y9+APJJ+ZUxqGn+4ZrbvMFRLTQiDa/pUUbGfJvSqQ1a+9lMxhu+TpuN+lnyNs0B4beo8lBqn8s2F3a56/OtLvuAA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com; spf=pass smtp.mailfrom=bootlin.com; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b=sOJ2/2H5; arc=none smtp.client-ip=185.171.202.116 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=bootlin.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b="sOJ2/2H5" Received: from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233]) by smtpout-04.galae.net (Postfix) with ESMTPS id 99593C63A0C; Fri, 11 Sep 2026 15:06:17 +0000 (UTC) Received: from mail.galae.net (mail.galae.net [212.83.136.155]) by smtpout-01.galae.net (Postfix) with ESMTPS id C8758601DE; Fri, 11 Sep 2026 15:05:35 +0000 (UTC) Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id F2A1811C7AFAD; Fri, 11 Sep 2026 17:05:28 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim; t=1789139130; h=from:subject:date:message-id:to:cc:mime-version: content-transfer-encoding:in-reply-to:references; bh=j8Zm1Gw7X8shc78C8M+QfrsBCyZ47FvZQ+SAp7oibzk=; b=sOJ2/2H5vc98Bqopjj70kIEWlVGmVOU4q4qZe5GEVeJQTGbacH2Q2Y5sa/UTo2hGoiRVhv tuLAtTQDDkcZP/Sn7iP4jSZK0diJvrWYKE2yIj0LBLHTu1Tk8kS8/p2oW+DTBXZREZh79g gGNONM5VrvbvMyz8mTgf9370Dvc+AP84M8K60es46S0QG4BXb9JmvYutn93Ax8QOuiIXpL kARuc/i8O8d3shEYQnoj43jpprikbcDQCTQychEJO801golR/7OOnN+HkieDToLYvL+VY3 O3qBGpNF52CCCnTkSDqQKu4MBVaqo3DuqBqes0uxpfmQpwu3px1HDv1XfSj2+A== From: "Herve Codina (Schneider Electric)" To: Wolfram Sang , Herve Codina , Daniel Lezcano , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Pascal Eberhard , Miquel Raynal , Thomas Petazzoni Subject: [PATCH v5 4/4] MAINTAINERS: Add the Renesas RZ/N1 timers driver entry Date: Fri, 11 Sep 2026 17:04:55 +0200 Message-ID: <20260911150456.893761-5-herve.codina@bootlin.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260911150456.893761-1-herve.codina@bootlin.com> References: <20260911150456.893761-1-herve.codina@bootlin.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Last-TLS-Session-Version: TLSv1.3 Content-Type: text/plain; charset="utf-8" After contributing the driver, add myself as the maintainer for the Renesas RZ/N1 timers driver. Signed-off-by: Herve Codina (Schneider Electric) Reviewed-by: Geert Uytterhoeven Reviewed-by: Wolfram Sang --- MAINTAINERS | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 3a19da74d00c..91b014d27577 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -23296,6 +23296,13 @@ S: Maintained F: Documentation/devicetree/bindings/rtc/renesas,rzn1-rtc.yaml F: drivers/rtc/rtc-rzn1.c =20 +RENESAS RZ/N1 TIMERS DRIVER +M: Herve Codina +L: linux-renesas-soc@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/timer/renesas,rzn1-timer.yaml +F: drivers/clocksource/timer-rzn1.c + RENESAS RZ/N1 USBF CONTROLLER DRIVER M: Herve Codina L: linux-renesas-soc@vger.kernel.org --=20 2.55.0