From nobody Fri Sep 25 19:21:49 2026 Received: from fhigh-b4-smtp.messagingengine.com (fhigh-b4-smtp.messagingengine.com [202.12.124.155]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6DDAD4B128F; Wed, 9 Sep 2026 10:27:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.155 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949635; cv=none; b=nvldEjK2te9oJmtFFxeMshNXYKYZEWjkgAYw45oPl7ZEMKImvxjQBAiQdLcFxMR9wvQrCG4d1Ytq5PN2q3yH46CVOzb8IzHQ6NT0gtImoqDgpC9fE5AIMcSVMZYbuvC4qOk0UdlnwzK9d0Gwhk37LKMN5mkrT6OwZ2FLPxwrliw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949635; c=relaxed/simple; bh=o8HxpYTWYHHj1oP2x+jFHXd9bfJrq6lJRPSdeAjeGp8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=djxsOC7HTCde2sUXbSDZVErDtONVnlZsC7w+UoLypiDqP5aJPv7PYWXjoxnUf2Lj9dNptguYRBVbHdegYLR+GUFR9vnSycx6nsdWNwlak/TFto3tvATmip/s2SCRFbziRLu0tjq6MMnFEbCcL71oy9mheoU5B4AhCfov2m0RPIc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=HPN89Tjb; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=N2dNE00c; arc=none smtp.client-ip=202.12.124.155 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="HPN89Tjb"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="N2dNE00c" Received: from phl-compute-03.internal (phl-compute-03.internal [10.202.2.43]) by mailfhigh.stl.internal (Postfix) with ESMTP id 627417A007C; Wed, 9 Sep 2026 06:27:11 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-03.internal (MEProxy); Wed, 09 Sep 2026 06:27:11 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949631; x=1789036031; bh=v9cVzalYWb/deBRS9aiFq2Ry2KJzg6JfvgxLZIC4kcY=; b= HPN89TjbHYLR9mVsbZ4S5QSrWrTMcxPz7uSF8DB4NObTcw4sG3N3/dpFP+QCF6os o5GE0h48rhHXTNB+YhBbm/CsHzpDB3ymE61HtY7ZTLFNitwgP+AjDmj49G25lXIo EmSYnmggbZT7zzVSh2ZpTCgH0Mv9A52mYqWUU7ViXXKW+iDg2WL+fk2f3Jxr7bpX 0SIOgzaLzilrd5sPZohe9GvFcsBBLeqEnEFN7RMn1OavX1J4FhsVqsVi80FwUBVK A4xGj47W14T9QmJa6mPBEvgAflDZ7mr2s6EXn824GEhMtmhsZVZTqNTOm9pRU5A3 qlwdY51a4Dj5N0Nh/EETmQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949631; x= 1789036031; bh=v9cVzalYWb/deBRS9aiFq2Ry2KJzg6JfvgxLZIC4kcY=; b=N 2dNE00cPGMykazK+KM8tF5i4gILFEViNPLAb6aZBEFqWbaHB29Nzohm+MHmeGceZ 6ECAqAyWcUBOdPysMgCutvbv9U95rOlm3YMgnJbwdWt2YTDgrTQSZlfIsLIclkb5 Xu9Mn1ohCGzN8unyzVLMbbovK/oiln3DwwFqb2Yg+JWGK/VLhRxKTdCndEeijNfs qZ3q+72bdmGKhtJ+uSkRhFgQv3mugi2s7ino4tLnR2DLnfun1yi/tbAyOmLArXz/ XTlfgOR5rlaOThLuontC1J1ckUhPoNOkuiiZhBycbrvLxqIIm1Pw75IVSeazqTM/ PhVJAUGHk+Ii8hy7Z33og== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTFx5WkaY4CDAlu0ZuU0hrQzpafzkGsOaaQGEhoUmSRPpPX76dVLRDYSy3Ff36O28i 2b99czRBR+aM2sP9W0jn3TnWedWS1aurEII+sX65de2uh7zYXOOp/7zyDNqGFAsFsn5G92 BaS0m5e4Kv8PJlU26VdOhZ/DVyTkQd6kagOvbn+jkexDsbD8nNJOHEvi4uQdLIXSeayDWh nMJWoPiW/JuVJBDcDNmg7gGLig4IK9iLSNltxhecCMWDtrvVn5YADCi0ePKsJDVJujcxSN ZZDmN0eLKwvqavAQsRwATwIBAsHaWpd4LLVFp74ef13oKcetFr2d4tMXguUSWmQiXc9eB3 IMU6xytROrg0UKsapgkgOhOKyaHbCMGEt0V32f9wBbseAMQs6qzIpviZLCFZr+lRXJcV26 jX9dMpon8D62vgeVZeDkio1rCke4kzEPP/XsSfJkIrUtJEgdTX4b+vKWdVkMaTwdyXFHjE fDXG+OdhJeu8R36waON+zyNWtDNqqyz6NfrCgBXRm+7e4trbKWqqQlSip1HqtmWWUVts2Y WxSNQt8Utr3OMoqLvAij3vF+uCX0HEYeduqseWOtBPwdnpZW/HZ3DcKWy+MgrFUa2ou/0j d/W99UhFPQAj5zUSZ9Dt0hWKbeWEk7+9xSK/iaFU9PXsUIvY8KvqGISMKRYQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:10 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:26:57 +0200 Subject: [PATCH 01/13] arm64: dts: apple: t603x: Fix all blank line dt-style-check issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-1-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=10244; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=o8HxpYTWYHHj1oP2x+jFHXd9bfJrq6lJRPSdeAjeGp8=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJhXr3Lf9vfb96NZ7LRt5k+4KNtq8vLD32wf26rk6p Uv5XJekdJSyMIhxMciKKbIkab/sYFhdoxhT+yAMZg4rE8gQBi5OAZjI+w0MfyWfhGuXrpqV/X3h Teviba2fmA7ZrTvBxXnzi5zfmis1MoaMDFdd1ybXXXe2EeYxY+FcrbGlbwKP/50VP68lzvf/cNG 5lgkA X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes dt-style-check 'blank-lines' and 'required-blank-lines' issues reported in strict mode. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6030-pmgr.dtsi | 1 - arch/arm64/boot/dts/apple/t6030.dtsi | 18 ++++++++++++++++++ arch/arm64/boot/dts/apple/t6031-base.dtsi | 13 +++++++++++++ arch/arm64/boot/dts/apple/t6031-die0.dtsi | 10 ++++++++++ arch/arm64/boot/dts/apple/t6031-pmgr.dtsi | 6 ++++++ arch/arm64/boot/dts/apple/t6032-j575d.dts | 3 ++- arch/arm64/boot/dts/apple/t6032.dtsi | 13 +++++++++++++ arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi | 4 +++- 8 files changed, 65 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6030-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t6030-pmgr.dtsi index 932388ea13c9..b890d622566e 100644 --- a/arch/arm64/boot/dts/apple/t6030-pmgr.dtsi +++ b/arch/arm64/boot/dts/apple/t6030-pmgr.dtsi @@ -1434,4 +1434,3 @@ ps_atc3_usb: power-controller@f0 { power-domains =3D <&ps_atc3_usb_aon>, <&ps_atc3_common>; }; }; - diff --git a/arch/arm64/boot/dts/apple/t6030.dtsi b/arch/arm64/boot/dts/app= le/t6030.dtsi index 5ff12edfc553..0bfa8db59db4 100644 --- a/arch/arm64/boot/dts/apple/t6030.dtsi +++ b/arch/arm64/boot/dts/apple/t6030.dtsi @@ -24,18 +24,23 @@ cluster0 { core0 { cpu =3D <&cpu_e00>; }; + core1 { cpu =3D <&cpu_e01>; }; + core2 { cpu =3D <&cpu_e02>; }; + core3 { cpu =3D <&cpu_e03>; }; + core4 { cpu =3D <&cpu_e04>; }; + core5 { cpu =3D <&cpu_e05>; }; @@ -45,18 +50,23 @@ cluster1 { core0 { cpu =3D <&cpu_p00>; }; + core1 { cpu =3D <&cpu_p01>; }; + core2 { cpu =3D <&cpu_p02>; }; + core3 { cpu =3D <&cpu_p03>; }; + core4 { cpu =3D <&cpu_p04>; }; + core5 { cpu =3D <&cpu_p05>; }; @@ -254,6 +264,7 @@ i2c1: i2c@289014000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c1>; + status =3D "disabled"; }; =20 @@ -268,6 +279,7 @@ i2c2: i2c@289018000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c2>; + status =3D "disabled"; }; =20 @@ -282,6 +294,7 @@ i2c3: i2c@28901c000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c3>; + status =3D "disabled"; }; =20 @@ -296,6 +309,7 @@ i2c4: i2c@289020000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c4>; + status =3D "disabled"; }; =20 @@ -310,6 +324,7 @@ i2c6: i2c@289028000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c6>; + status =3D "disabled"; }; =20 @@ -324,6 +339,7 @@ i2c8: i2c@289030000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c8>; + status =3D "disabled"; }; =20 @@ -333,6 +349,7 @@ fpwm0: pwm@289040000 { power-domains =3D <&ps_fpwm0>; clocks =3D <&clkref>; #pwm-cells =3D <2>; + status =3D "disabled"; }; =20 @@ -349,6 +366,7 @@ serial0: serial@289200000 { clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; power-domains =3D <&ps_uart0>; + status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/apple/t6031-base.dtsi b/arch/arm64/boot/dt= s/apple/t6031-base.dtsi index 74e1fa51242d..6df3be68d740 100644 --- a/arch/arm64/boot/dts/apple/t6031-base.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-base.dtsi @@ -20,12 +20,15 @@ cluster0 { core0 { cpu =3D <&cpu_e00>; }; + core1 { cpu =3D <&cpu_e01>; }; + core2 { cpu =3D <&cpu_e02>; }; + core3 { cpu =3D <&cpu_e03>; }; @@ -35,18 +38,23 @@ cluster1 { core0 { cpu =3D <&cpu_p00>; }; + core1 { cpu =3D <&cpu_p01>; }; + core2 { cpu =3D <&cpu_p02>; }; + core3 { cpu =3D <&cpu_p03>; }; + core4 { cpu =3D <&cpu_p04>; }; + core5 { cpu =3D <&cpu_p05>; }; @@ -56,18 +64,23 @@ cluster2 { core0 { cpu =3D <&cpu_p10>; }; + core1 { cpu =3D <&cpu_p11>; }; + core2 { cpu =3D <&cpu_p12>; }; + core3 { cpu =3D <&cpu_p13>; }; + core4 { cpu =3D <&cpu_p14>; }; + core5 { cpu =3D <&cpu_p15>; }; diff --git a/arch/arm64/boot/dts/apple/t6031-die0.dtsi b/arch/arm64/boot/dt= s/apple/t6031-die0.dtsi index cffab6b51d12..932c97579f99 100644 --- a/arch/arm64/boot/dts/apple/t6031-die0.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-die0.dtsi @@ -71,6 +71,7 @@ i2c1: i2c@391014000 { power-domains =3D <&ps_i2c1>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -85,6 +86,7 @@ i2c2: i2c@391018000 { power-domains =3D <&ps_i2c2>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -99,6 +101,7 @@ i2c3: i2c@39101c000 { power-domains =3D <&ps_i2c3>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -113,6 +116,7 @@ i2c4: i2c@391020000 { power-domains =3D <&ps_i2c4>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -127,6 +131,7 @@ i2c5: i2c@391024000 { power-domains =3D <&ps_i2c5>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -141,6 +146,7 @@ i2c6: i2c@391028000 { power-domains =3D <&ps_i2c6>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -155,6 +161,7 @@ i2c7: i2c@39102c000 { power-domains =3D <&ps_i2c7>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -169,6 +176,7 @@ i2c8: i2c@391030000 { power-domains =3D <&ps_i2c8>; #address-cells =3D <0x1>; #size-cells =3D <0x0>; + status =3D "disabled"; }; =20 @@ -178,6 +186,7 @@ fpwm0: pwm@391040000 { power-domains =3D <&ps_fpwm0>; clocks =3D <&clkref>; #pwm-cells =3D <2>; + status =3D "disabled"; }; =20 @@ -194,6 +203,7 @@ serial0: serial@391200000 { clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; power-domains =3D <&ps_uart0>; + status =3D "disabled"; }; }; diff --git a/arch/arm64/boot/dts/apple/t6031-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t6031-pmgr.dtsi index f80ee5f7ebcf..721ab2e9fd4b 100644 --- a/arch/arm64/boot/dts/apple/t6031-pmgr.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-pmgr.dtsi @@ -1383,6 +1383,7 @@ DIE_NODE(ps_afi_d2d_0): power-controller@2d0 { #reset-cells =3D <0>; label =3D DIE_LABEL(afi_d2d_0); apple,always-on; + status =3D "disabled"; }; =20 @@ -1393,6 +1394,7 @@ DIE_NODE(ps_afi_d2d_1): power-controller@2e0 { #reset-cells =3D <0>; label =3D DIE_LABEL(afi_d2d_1); apple,always-on; + status =3D "disabled"; }; =20 @@ -1403,6 +1405,7 @@ DIE_NODE(ps_afc_d2d_0): power-controller@2f0 { #reset-cells =3D <0>; label =3D DIE_LABEL(afc_d2d_0); apple,always-on; + status =3D "disabled"; }; =20 @@ -1413,6 +1416,7 @@ DIE_NODE(ps_afc_d2d_1): power-controller@300 { #reset-cells =3D <0>; label =3D DIE_LABEL(afc_d2d_1); apple,always-on; + status =3D "disabled"; }; =20 @@ -1423,6 +1427,7 @@ DIE_NODE(ps_afr_d2d_0): power-controller@310 { #reset-cells =3D <0>; label =3D DIE_LABEL(afr_d2d_0); apple,always-on; + status =3D "disabled"; }; =20 @@ -1433,6 +1438,7 @@ DIE_NODE(ps_afr_d2d_1): power-controller@320 { #reset-cells =3D <0>; label =3D DIE_LABEL(afr_d2d_1); apple,always-on; + status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/apple/t6032-j575d.dts b/arch/arm64/boot/dt= s/apple/t6032-j575d.dts index 56edfb1139fb..71f4a00e1b1c 100644 --- a/arch/arm64/boot/dts/apple/t6032-j575d.dts +++ b/arch/arm64/boot/dts/apple/t6032-j575d.dts @@ -30,8 +30,9 @@ framebuffer0: framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ - status =3D "disabled"; power-domains =3D <&ps_dispext0_cpu>; + + status =3D "disabled"; }; }; =20 diff --git a/arch/arm64/boot/dts/apple/t6032.dtsi b/arch/arm64/boot/dts/app= le/t6032.dtsi index 0a966370cc82..aa48f2483fbb 100644 --- a/arch/arm64/boot/dts/apple/t6032.dtsi +++ b/arch/arm64/boot/dts/apple/t6032.dtsi @@ -33,12 +33,15 @@ cluster3 { core0 { cpu =3D <&cpu_e10>; }; + core1 { cpu =3D <&cpu_e11>; }; + core2 { cpu =3D <&cpu_e12>; }; + core3 { cpu =3D <&cpu_e13>; }; @@ -48,18 +51,23 @@ cluster4 { core0 { cpu =3D <&cpu_p20>; }; + core1 { cpu =3D <&cpu_p21>; }; + core2 { cpu =3D <&cpu_p22>; }; + core3 { cpu =3D <&cpu_p23>; }; + core4 { cpu =3D <&cpu_p24>; }; + core5 { cpu =3D <&cpu_p25>; }; @@ -69,18 +77,23 @@ cluster5 { core0 { cpu =3D <&cpu_p30>; }; + core1 { cpu =3D <&cpu_p31>; }; + core2 { cpu =3D <&cpu_p32>; }; + core3 { cpu =3D <&cpu_p33>; }; + core4 { cpu =3D <&cpu_p34>; }; + core5 { cpu =3D <&cpu_p35>; }; diff --git a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi b/arch/arm64/bo= ot/dts/apple/t603x-j514-j516.dtsi index 517b84c183ca..3ac8a2f0723b 100644 --- a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi +++ b/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi @@ -35,8 +35,9 @@ framebuffer0: framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ - status =3D "disabled"; power-domains =3D <&ps_disp_fe>; + + status =3D "disabled"; }; }; =20 @@ -47,6 +48,7 @@ memory@10000000000 { =20 led-controller { compatible =3D "pwm-leds"; + led-0 { pwms =3D <&fpwm0 0 40000>; function =3D LED_FUNCTION_KBD_BACKLIGHT; --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fhigh-b4-smtp.messagingengine.com (fhigh-b4-smtp.messagingengine.com [202.12.124.155]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9F3BF3E49E4; Wed, 9 Sep 2026 10:27:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.155 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949637; cv=none; b=P/utoOaEUecViGL4874aj8U7675t5MbEiW5YDrZ+QOBgvsUnejzRPkg3pOzj69jYwI90qmYvBMcAfs0JENdGxL7LawZA6owy98epzi8pcEcV1wMRTPYP66BMFwbvEVo4sEGN2yROaJii9V3UvC8CVLZUz0Rm05rtW+yC6QsSUuc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949637; c=relaxed/simple; bh=XqBINKXniaRwvPYcX3CE8cuCcNAUvA/oREFDHduSrTo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=pv4vBgoprlQs1kM8JyBYsB0gNsfhO5SwofVO8L8ZWDUHRykmhl3wZOSe36mlsXhmwQZZXRT1LtmoBYd4HLrbNnWH/bhDARtNRv1qQ4PEbyG4WAhtQm2k77La8a9JCvG5OcmxTfuME0ZmJ4ipM1exssLZj1ujuN7P3Detnh2z70o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=f/2VDSpo; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=QbIuGvMD; arc=none smtp.client-ip=202.12.124.155 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="f/2VDSpo"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="QbIuGvMD" Received: from phl-compute-06.internal (phl-compute-06.internal [10.202.2.46]) by mailfhigh.stl.internal (Postfix) with ESMTP id B18F67A0084; Wed, 9 Sep 2026 06:27:13 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-06.internal (MEProxy); Wed, 09 Sep 2026 06:27:13 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949633; x=1789036033; bh=1zg6mwnSPboNknQUC1L1HpPT5den/iP0+b+QvQio3VU=; b= f/2VDSpopPj+vGIbD8jGM1mpRic5UP5Re892wY2dWRdlqYxuepQ2dWhRfCNLViRI 8syeDHIOyNoa6N50TPLeiXJXGwNcDZK1tTJasCj22I9GXhBwuvJQfP77NDKalA9M ILKaatJls7MFIVOpCehsYM+j1ux78MFI4ht81nwDsHBS9Iu/D6y/yFmrT5ERxrLs RmxeBKUfDiG6IQuA3l0KcpTz2vpi7kaPP0y5o4xL/G7ttGhQoj1NpYnJhYnuDx7B WSPxRx3herwxURPV9hcJ/4Hxee9+cehkmHkc2w05ZeVTtySJ7KOnzAjWi9t9hfPT NsSCNGvBwI3zOoWeBeIE9A== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949633; x= 1789036033; bh=1zg6mwnSPboNknQUC1L1HpPT5den/iP0+b+QvQio3VU=; b=Q bIuGvMD5ud+EsdScdegFpBREn/UVqnKv60iheFo7jkPw7rCzv4GDBv1Zr2MSQN4F rmnZM5xMaluRZ8E+WgrWakg0FGFTQOhdAZGv1IW9/SoSEGTiMpVUdcZ8hsM40JmZ fEjFi3zeA033FUCFtl9cXK3LfP+J/M/1wSz2Y9zjk4qqqZ+02fFfP4lese/PMzUM 2KPpxjrB0DGXz+NF6yfpBfiMeeXbDoQm9vBxc8CM894rc7Em57qBvv1fpt5HIoCP 9xEe6aPFytdycm1QtXyw6kk8g9/Hy4E9eJzuJjXO/eyFM/MTLrI1YLkiQpEskUnx e9AActm8ufmUJKRgR+lJw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGrfMJS/BPnzvFtxFWH7T2NvqB5iRSUYFltsQYoqh91AcAlEZdgxuHZyrYLq3kEOk j5wvhkqN1OKl91HrWXzjjavcMXmgvEWC1tfNMr6YyuWRD6//RUDkmVO3/ATEajCWyfZedL 8sHEPefu4TqdYPDdk53dU84dTpDQmvitB4Jd8BhRBQx2FhHfLph5+6E9Uyo985vYlfK3rV DNGLSCjFuasa5/IY8K3MZyQs8cwzlsSAXH1aJt2liMZr6UglJb7lvyAF9z6AbPEzIyhVzl HRoRmsqTYvRh/nPj5OrrpEMagZdYAssoR8SKXOADJ0/HyjV/ybNJdeD0QwSSZATBimrjaP q2oHqd4V+7UZSKagR3wB7C8yA/BnXgBU3yMeyaSIkGabFurIkc1y/cub/tWbE7JuIhlhFm DO1Aq2qcUhSKdoAhClN0LQMu0V034d51lvWpSnqxlFa/vicDd9VOfbNpuQR7C7hi3ISdF3 3TUJM4DyUUGmooibaQrDKWpiv4aBc2mzvpWofAYRm+RdLlm0XJtnE3OMltOSEZyAga3fWj CSvqM33AFjqKVnSwVSMREn05EtlAWLO4Gck4SUzWLG8T8Mg2XcvriFLz3ESTf8Fft3Gots w/JYHnMxqd54sdIJxewJLH8IUbWwZ6mpO42R3bOqk82GrT+TzgeVFHvV+Z9A X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:12 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:26:58 +0200 Subject: [PATCH 02/13] arm64: dts: apple: t8122: Fix blank line related dt-style-check issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-2-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4776; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=XqBINKXniaRwvPYcX3CE8cuCcNAUvA/oREFDHduSrTo=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJhVWXrwp4ba1IS90jih47Hfw419tFXpbMpm1/+mU2 /GPXH51lLIwiHExyIopsiRpv+xgWF2jGFP7IAxmDisTyBAGLk4BmIifDcM/u8R9ej7n3htXRffG Jtu8/HolrLFF7n2LZNLrus+C519lM/wzXd6Q7/V/2ewDYZntV8O29dx5xpD0USjrnMLk1zmu/nb MAA== X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes dt-style-check 'blank-lines' and 'required-blank-lines' issues reported in strict mode. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122-j504.dts | 2 +- arch/arm64/boot/dts/apple/t8122-j613.dts | 1 + arch/arm64/boot/dts/apple/t8122-j615.dts | 1 + arch/arm64/boot/dts/apple/t8122-jxxx.dtsi | 1 + arch/arm64/boot/dts/apple/t8122-pmgr.dtsi | 1 - arch/arm64/boot/dts/apple/t8122.dtsi | 14 +++++++++++++- 6 files changed, 17 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122-j504.dts b/arch/arm64/boot/dts= /apple/t8122-j504.dts index 464491b55b01..d9e8016e84a2 100644 --- a/arch/arm64/boot/dts/apple/t8122-j504.dts +++ b/arch/arm64/boot/dts/apple/t8122-j504.dts @@ -20,6 +20,7 @@ / { =20 led-controller { compatible =3D "pwm-leds"; + led-0 { pwms =3D <&fpwm1 0 40000>; label =3D "kbd_backlight"; @@ -34,4 +35,3 @@ led-0 { &fpwm1 { status =3D "okay"; }; - diff --git a/arch/arm64/boot/dts/apple/t8122-j613.dts b/arch/arm64/boot/dts= /apple/t8122-j613.dts index 51894ea705e7..127a4c2d8577 100644 --- a/arch/arm64/boot/dts/apple/t8122-j613.dts +++ b/arch/arm64/boot/dts/apple/t8122-j613.dts @@ -19,6 +19,7 @@ / { =20 led-controller { compatible =3D "pwm-leds"; + led-0 { pwms =3D <&fpwm1 0 40000>; label =3D "kbd_backlight"; diff --git a/arch/arm64/boot/dts/apple/t8122-j615.dts b/arch/arm64/boot/dts= /apple/t8122-j615.dts index 2a1970c1bc90..9ef7791e2f32 100644 --- a/arch/arm64/boot/dts/apple/t8122-j615.dts +++ b/arch/arm64/boot/dts/apple/t8122-j615.dts @@ -19,6 +19,7 @@ / { =20 led-controller { compatible =3D "pwm-leds"; + led-0 { pwms =3D <&fpwm1 0 40000>; label =3D "kbd_backlight"; diff --git a/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi b/arch/arm64/boot/dt= s/apple/t8122-jxxx.dtsi index dd85f0c9fb1e..b9576e4164a3 100644 --- a/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi +++ b/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi @@ -26,6 +26,7 @@ framebuffer0: framebuffer@0 { reg =3D <0 0 0 0>; /* To be filled by loader */ power-domains =3D <&ps_disp_cpu>, <&ps_dptx_ext_phy>; /* Format properties will be added by loader */ + status =3D "disabled"; }; }; diff --git a/arch/arm64/boot/dts/apple/t8122-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t8122-pmgr.dtsi index 64093792e0ad..3f8be74b5ea8 100644 --- a/arch/arm64/boot/dts/apple/t8122-pmgr.dtsi +++ b/arch/arm64/boot/dts/apple/t8122-pmgr.dtsi @@ -1004,7 +1004,6 @@ ps_disp_cpu: power-controller@10000 { }; =20 &pmgr_mini { - ps_debug_gated: power-controller@0 { compatible =3D "apple,t8122-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; reg =3D <0x0 4>; diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index 1ee61c5b3409..de09989c5663 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -29,12 +29,15 @@ cluster0 { core0 { cpu =3D <&cpu_e0>; }; + core1 { cpu =3D <&cpu_e1>; }; + core2 { cpu =3D <&cpu_e2>; }; + core3 { cpu =3D <&cpu_e3>; }; @@ -44,12 +47,15 @@ cluster1 { core0 { cpu =3D <&cpu_p0>; }; + core1 { cpu =3D <&cpu_p1>; }; + core2 { cpu =3D <&cpu_p2>; }; + core3 { cpu =3D <&cpu_p3>; }; @@ -197,6 +203,7 @@ i2c0: i2c@2a1010000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c0>; + status =3D "disabled"; }; =20 @@ -211,6 +218,7 @@ i2c1: i2c@2a1014000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c1>; + status =3D "disabled"; }; =20 @@ -225,6 +233,7 @@ i2c2: i2c@2a1018000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c2>; + status =3D "disabled"; }; =20 @@ -239,6 +248,7 @@ i2c3: i2c@2a101c000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c3>; + status =3D "disabled"; }; =20 @@ -253,6 +263,7 @@ i2c4: i2c@2a1020000 { #address-cells =3D <0x1>; #size-cells =3D <0x0>; power-domains =3D <&ps_i2c4>; + status =3D "disabled"; }; =20 @@ -262,6 +273,7 @@ fpwm1: pwm@2a1044000 { power-domains =3D <&ps_fpwm1>; clocks =3D <&clkref>; #pwm-cells =3D <2>; + status =3D "disabled"; }; =20 @@ -278,6 +290,7 @@ serial0: serial@2a1200000 { clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; power-domains =3D <&ps_uart0>; + status =3D "disabled"; }; =20 @@ -356,7 +369,6 @@ i2c4_pins: i2c4-pins { pinmux =3D , ; }; - }; =20 pinctrl_nub: pinctrl@2e41f0000 { --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fhigh-b4-smtp.messagingengine.com (fhigh-b4-smtp.messagingengine.com [202.12.124.155]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2F1C43E9C18; Wed, 9 Sep 2026 10:27:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.155 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949639; cv=none; b=pfE1NQZvoLWXF+T5sfwe5qhcTJHndd/kjFZ7izemSEKc4VryXWOy+dV6akFFoY7p2Zj6e4uKGLcm9yGjI5zbFVhmuQvIhjhffTBXYFJ1GsVcwARfgbMV5VKQ8/TpBoWY8ZymvGPyMeamZcjozhP4u58/EsVX856ONlfJICUV74s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949639; c=relaxed/simple; bh=sDA014IFMyQbbbDqEeTzq4+uA6KJJPGdzVuJQBtklQw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VnloIhiSQU7kq52h45k3bzG3Ohew7qZFj/tWKcWDNmsphYXwZGnZoq+4JtT4MEaRRdWJwNDqPI3CyMsE+HnNff0IO8Or9RlJggLPwBpRhNKuqRgdNGT1GEnWhLITzzf0KOAY9Kng9mujMy+uJutooheozqAfLdkXK+VpMURAB74= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=ncmIz0O4; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=LE43dJw5; arc=none smtp.client-ip=202.12.124.155 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="ncmIz0O4"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="LE43dJw5" Received: from phl-compute-08.internal (phl-compute-08.internal [10.202.2.48]) by mailfhigh.stl.internal (Postfix) with ESMTP id 155787A008A; Wed, 9 Sep 2026 06:27:16 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-08.internal (MEProxy); Wed, 09 Sep 2026 06:27:16 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949635; x=1789036035; bh=DXcx2TrxsMWv23FCyocW6ViAOLRbNVvuyxPi2KJAD9c=; b= ncmIz0O4GX3URf7/frabKjQsDO7Xcw3A71ORWIcEOeTtQDNt0BQ9U+b1EOUKpOTE eNdnBzk49WW8+JMJt4IvzG/oR1t0HsAyaqPzw7IxR/RyKX+7CIjd6t9hevY/RWtH nQxP4wAy5S4XGw1Qc90m8Yi7fj5aw4WWNfr5+Hgb0ASjjyZUAwlqc72VVvjnM7cx ks3nmd3wBoNU3fPr9Kqq+ExwK5rfIJzfAqEik9YeM6Wn2lXUvTX4jzUyupCpRjyu kd4qFGdrn2rBsZf1EdKypzgslTtWgEqWsKWFENbQ4Gm1OK4FeFxRgZgTmwtZVKKY VixyJmwRM6Ap5lfRhhRQ0Q== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949635; x= 1789036035; bh=DXcx2TrxsMWv23FCyocW6ViAOLRbNVvuyxPi2KJAD9c=; b=L E43dJw5iQQLkMUYR48vS9bWxvgjtW7xneWpOhcufXMZjVU/L9SFnunojTXEA1q4g gGLeZiU3lpYj968P7FpWQuhGakoGLBAw83I1ML7wRbkBLmDPhwy7847+XGaSyImW wM136B2eTNjfHr9eDq3Ms54CAWFWBOifKn4XrQqk/rvdew+Nsfzs0dydW2UDd/tu FLvKgXFAPCqqD6aKsq7wKztjSIywlAkz12LZD+vDahEV4Tx5HuXbQ6yAFeFAjFi5 PE5seFINpKFdfTSdIj680rEBdREhkvn8+MfCvSRus394xtqh5A6GDDN+Wwxjh2iK Lba3099jLc4+4LOqo0obg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTFx5WkaY4CDAlu0ZuU0hrQzpafzkGsOaaQGEhoUmSRPpPX76dVLRDYSy3Ff36O28i 2b99czRBR+aM2sP9W0jn3TnWedWS1aurEII+sX65de2uh7zYXOOp/7zyDNqGFAsFsn5G92 BaS0m5e4Kv8PJlU26VdOhZ/DVyTkQd6kagOvbn+jkexDsbD8nNJOHEvi4uQdLIXSeayDWh nMJWoPiW/JuVJBDcDNmg7gGLig4IK9iLSNltxhecCMWDtrvVn5YADCi0ePKsJDVJujcxSN ZZDmN0eLKwvqavAQsRwATwIBAsHaWpd4LLVFp74ef13oKcetFr2d4tMXguUSWmQiXc9eXA jYOi5bn97SVoQGHZJ1e70ebqgnLX1pB06jLtb6d35MkDnoXF0ELkt8PHwZ1/E/o4mc2Aay 9KivtXH0M5hVvlFSryw4Xhu4hYpMqmPqyNnuMPr7Z/8Br/X5GLuuiHlORIuSZkggf8q8s8 3aZOTjZKM7rpP2quGb60scov+DpIhrx9qhadTQmXPL/ByQhiogm4BNwbdW2nAhmv548B6L 9tUyUHAtzQLXpeggnsot0MYonxOWkxRJ9VeJx3KgVyGcQz4KfyFUCqghyArxzzWSp0lFsn gfR7iL3UA60VIdekyhEl61OCdY3iNXPQK0fd1os9aTtuDSLvEXafRfiGovEA X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:15 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:26:59 +0200 Subject: [PATCH 03/13] arm64: dts: apple: t603x: Fix child-name-order dt-style-check issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-3-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=3217; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=sDA014IFMyQbbbDqEeTzq4+uA6KJJPGdzVuJQBtklQw=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJhVbpzw3Xbrr1xrPnDnOBRtt5Q+HmJznrIsoMzC/Y hz646tpRykLgxgXg6yYIkuS9ssOhtU1ijG1D8Jg5rAygQxh4OIUgIn8SmRkuBoe5B6fPaH75wwW Xrug9NUJNZubD3wNbLOW0vzt5a56mJFh7fN9cj48tzyNeJo27uFPtFV0ucb2/MhOnyetUs4PxWf yAQA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Reorder child nodes by name to fix dt-style-check warnings. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6030.dtsi | 34 +++++++++++++++------------= ---- arch/arm64/boot/dts/apple/t6031-base.dtsi | 26 +++++++++++------------ 2 files changed, 30 insertions(+), 30 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6030.dtsi b/arch/arm64/boot/dts/app= le/t6030.dtsi index 0bfa8db59db4..0b5824c9f1bf 100644 --- a/arch/arm64/boot/dts/apple/t6030.dtsi +++ b/arch/arm64/boot/dts/apple/t6030.dtsi @@ -15,6 +15,13 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + clkref: clock-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "clkref"; + }; + cpus { #address-cells =3D <2>; #size-cells =3D <0>; @@ -220,23 +227,6 @@ l2_cache_1: l2-cache-1 { }; }; =20 - timer { - compatible =3D "arm,armv8-timer"; - interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; - interrupts =3D , - , - , - ; - }; - - clkref: clock-ref { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <24000000>; - clock-output-names =3D "clkref"; - }; - reserved-memory { #address-cells =3D <2>; #size-cells =3D <2>; @@ -537,6 +527,16 @@ pinctrl_aop: pinctrl@374824000 { #interrupt-cells =3D <2>; }; }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupt-parent =3D <&aic>; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; + interrupts =3D , + , + , + ; + }; }; =20 #include "t6030-pmgr.dtsi" diff --git a/arch/arm64/boot/dts/apple/t6031-base.dtsi b/arch/arm64/boot/dt= s/apple/t6031-base.dtsi index 6df3be68d740..667f32e9e606 100644 --- a/arch/arm64/boot/dts/apple/t6031-base.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-base.dtsi @@ -11,6 +11,13 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + clkref: clock-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "clkref"; + }; + cpus { #address-cells =3D <2>; #size-cells =3D <0>; @@ -285,6 +292,12 @@ l2_cache_2: l2-cache-2 { }; }; =20 + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + }; + timer { compatible =3D "arm,armv8-timer"; interrupt-parent =3D <&aic>; @@ -294,17 +307,4 @@ timer { , ; }; - - clkref: clock-ref { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <24000000>; - clock-output-names =3D "clkref"; - }; - - reserved-memory { - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - }; }; --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fout-b8-smtp.messagingengine.com (fout-b8-smtp.messagingengine.com [202.12.124.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2827C4EC66D; Wed, 9 Sep 2026 10:27:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949640; cv=none; b=D8oVPv9uj7xojNKePUH9tB5e6q/NG0oeIEmXNlM+y+Jtm0KWn8zyNheR7gAEkZ4g5awPi+STTKRa/IZKT8X8ejJ0Ne9NYlOhF3+0K5XVwWX6fpWxsHPamdMfVQYk5d0ZQBONlVnLBv0ZzobHMw/VX4rgPe4Oue8fg+DiIAorX7A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949640; c=relaxed/simple; bh=LyVLfrWs0Xm/qq/cJD1v6SmzVevdsuJAbErKmw6ENM8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=e7ljB9ZeqMZSvbKcdffLETd5U9mbKLwjS2DZaZJHE1cqgEGGILOjD84m9c5m7R+cSts/yZXlUD7ULrhbZ8lpbDU2vc23CJVrKnL4fG5+R/1Cx9KDvEqejRLo4U8Sgsjfu1c5+aHRE7/lA0LZ4vTfXBCEHTtflYxT1S9t2k5WQBM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=sxtQH3dZ; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=wJxUKfEk; arc=none smtp.client-ip=202.12.124.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="sxtQH3dZ"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="wJxUKfEk" Received: from phl-compute-06.internal (phl-compute-06.internal [10.202.2.46]) by mailfout.stl.internal (Postfix) with ESMTP id 4EBF11D000A6; Wed, 9 Sep 2026 06:27:18 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-06.internal (MEProxy); Wed, 09 Sep 2026 06:27:18 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949638; x=1789036038; bh=po2e3KDEsipz88LwEd+sIL9aNLzOy8JRusjq+8OekPk=; b= sxtQH3dZWxO0OFWXNQe8CnV+mnIJX4PcJohIcOoECCvo1WbuFUPWlmaNL47LUla/ WB7Os5OwxIF4CTgGdc1KXNMNERe2ikD6yh9P/wh3tIavB9/agh1B71pdU1P0drZy AZnQDr12idTJct1/4tWlX5XwpOovrI3kmE+Kz/ioArN+B1F6MIiHAPypku/Yw9+X JvjyWHlnwtWsw85avLWjMpvPGD24PLID7ywXXrgHIw6tpiOAKtH0gcvEsyBN5i+i zi7Q/7w7k+/O8bPwgl3xTsyyatev+v+uCeOm5x+LFlPZT/EZIfQkXI+EXNwIwLlv g2SJvtTkg+GJ5jaB6in60Q== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949638; x= 1789036038; bh=po2e3KDEsipz88LwEd+sIL9aNLzOy8JRusjq+8OekPk=; b=w JxUKfEk7ShSn7M4AFDgxU87m3mrEuDemru7QKNbc1wEHiJ0BSFcz5f4Hm1jvX/Hk v1glF0zmu51myH5wbKyRjbG4poWP3LzOPiVYqPqWS/I/xCKJbb78J503+u9FydZ1 83eO4BKgKEaZ6mua91+cg3RUxWIgMpEEn2QnqK5etanXaQt0v5p5RoPmbeCkJzD8 KlJroJ52o9G82ghVsGDaDUS1nBHtJgEaaExwlyU5zIVo4TE4xfCg+AAO7rp5gSYW 3D/C9qcRfYx0odVyLY1UUPrgebkuWrIejbFCjdgbheFdwqYQ0nbkfG5SAlIOS3/5 f530GH5rptT5T+9Quj8PQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGOMXbzgK5txvMjH8pKfUibVc8i3pE/XnEQJYqlH+3gKudOe1y/SXxlX/ZnEXhfCE oFzDUWl6lza06RFl7GlhSirYdwItZEWkhfQyYw6raKRYxQzQGzqE4Ds63ecPgQgOlAIldJ Xu+CKf/tQDWy9y/QuKlsOFGiXxA3JxxZtW/0MbEeTIzsbzQl9pAuiItLITF5KPgHeVog4R Evy9tmohtCieqFchkLad9n/hNRlTvE9KWdEzv7VntuJq0Fb2XBl7ym0L/uIGETqWf5RfCP dZAhc/IhmaUafYYCV2/mt7tdwpZiHEkO0z7bQR3fA/EPiAewcvFUeCuWC1hByYDUYNnPBu yh2LNuD+dzAFB5Cqfq6AFfuvuUEEWOGRqH5AOuh8EjY7iF7YAIH9WamkdGTTG904FAnVmd D9vZvQDAVZ5tgDeuqWM3G9/ZLaPOBKkK97RWHZUjyAL1qWofSLf3z8YkaiuV0S1nZNOoQ8 o6w0mHa1joXzZ95+EjFkH0DqMNJIuY+NUOFQouJNdu5Ag2AXvQ5CuTTbY+R8K0ZCav3FbG RJlHryxvqKvhSLR1GXzmUuxyz4I4oQ24T+KbaWcitduxjniVoyNAo9OspaOjNdHijggdK+ tLa8RRaabzS5V/P8njxxzu5hvJDm5/6U/7azhG/9mAO0SUwi5BwvWUuYTn8A X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:17 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:00 +0200 Subject: [PATCH 04/13] arm64: dts: apple: t8122: Fix child-name-order dt-style-check issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-4-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1986; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=LyVLfrWs0Xm/qq/cJD1v6SmzVevdsuJAbErKmw6ENM8=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJpWzd/xellGwIVdu4kHL650Jx34v/LrAOGTKpLlS/ RaaoVfMOkpZGMS4GGTFFFmStF92MKyuUYypfRAGM4eVCWQIAxenAFxkDsNf2WvmXpMfX3bR8NIq 2rIh81zlIkeVlHRTObZZUoknG/dfZfinV37PfuKao87ut1n1GOt2XuC5pCvMWtasx6R2iq+B1Yk RAA== X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Reorder child nodes by name to fix dt-style-check warnings. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122.dtsi | 34 +++++++++++++++++---------------= -- 1 file changed, 17 insertions(+), 17 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index de09989c5663..481f68a570ec 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -20,6 +20,13 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + clkref: clock-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "clkref"; + }; + cpus { #address-cells =3D <2>; #size-cells =3D <0>; @@ -165,23 +172,6 @@ l2_cache_1: l2-cache-1 { }; }; =20 - timer { - compatible =3D "arm,armv8-timer"; - interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; - interrupts =3D , - , - , - ; - }; - - clkref: clock-ref { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <24000000>; - clock-output-names =3D "clkref"; - }; - soc { compatible =3D "simple-bus"; #address-cells =3D <2>; @@ -451,6 +441,16 @@ pinctrl_aop: pinctrl@2f4824000 { ; }; }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupt-parent =3D <&aic>; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; + interrupts =3D , + , + , + ; + }; }; =20 #include "t8122-pmgr.dtsi" --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fhigh-b4-smtp.messagingengine.com (fhigh-b4-smtp.messagingengine.com [202.12.124.155]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8B3F64F6479; Wed, 9 Sep 2026 10:27:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.155 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949643; cv=none; b=gIWzV71HTwJsrGEj+lKtuP+NJR7Il7Ee68vnCv4D5rchsmce/I+OJRgnVQZJmhcCigXUvaX9rEFxIPeEgE98TdFuCd8UhuLc5uylXGQQaikjtaRcFbtod53hP0O7SVGyqgEGI2LIuk393AgYq7Sd5D7usqRrHuFsoUqFI+WHsSU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949643; c=relaxed/simple; bh=p38AXMzca/I6aVtQpRZ8f+WAdxrgQ6IGXGdUO01HADo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=G3YE7gQ1c+dU5KQAEYWNiBsCiCpq5gKmdVzf0PncSSEz0ck39qOEuuQGy8Fn4Au8Z/HdZwg0zdIZPjQ1Np2UVMfbcgjn2sbVSXvAsuKLVz0mm7qwjGM49lWksnr4oD3C79slYktvpi3y/UxF4DuydmfptXSZCv/HqvoTpqf1wV8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=EbACrYPJ; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=UPMICsXY; arc=none smtp.client-ip=202.12.124.155 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="EbACrYPJ"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="UPMICsXY" Received: from phl-compute-02.internal (phl-compute-02.internal [10.202.2.42]) by mailfhigh.stl.internal (Postfix) with ESMTP id 84C2B7A0084; Wed, 9 Sep 2026 06:27:20 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-02.internal (MEProxy); Wed, 09 Sep 2026 06:27:20 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949640; x=1789036040; bh=WgpmBm1w1oITFxPAP3o9Uap1UqrLDPvPvUmM3o3SQQM=; b= EbACrYPJv4HRS+iEIEYLEsfLga6Eubax8m2BCtWEMyzGaACE0AUSqJRhyKZIIqfN EF668w23ou/K24THdbX+VThVoz4u/8VXktTayEolacaySYIUb+dihcnqKbRzgNS2 5E9rvzvLu5X19ygzaii/jqvGWbEX4GTk6dcipsolB5lTnm9R/08qPVTUbRq+FwQR v6WFD1eiRQhcJan/TWyQCYsBOpQHh/K4SPwPoeT/pqjZUIxhhtSUDPuSVjdMA9zL TNodkTlbqFAtzoi3tVq9Rzg4s9CB6k11uiqvnCu3vQAYormhzWbbqPcFq68caWX/ ysMYWg6xXZXSmnLyyes/2Q== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949640; x= 1789036040; bh=WgpmBm1w1oITFxPAP3o9Uap1UqrLDPvPvUmM3o3SQQM=; b=U PMICsXYM0TBhfaGiLxS5fS6zW2elvypiP90fOFLjMLiJCVszBb4waMge2TyFW4+/ 6NlUM8s9pA8u2vpK8lX31qnwaUJdHyZJjnNAMgq18KygRglpcS7UdZiQyfN9MS6H vL699Jx3/l/hX+fPd8+Y39/qUH308ASDS2J26f2JRNQLN+WCnXy2YUa9hy8nNzO2 EJGk3Iip0xZWBK7QAQRcGikvtIJZ3ZvxkPXtXQ0d8vujmlr5x81ZwLiYEirNgJuQ fKIbvm9dnryPnlaTSz0bx7Q0HkKy2wl8VzKzUsg8rCq8EM/y8oBsMVFHBMi89VFE 6fz2sDIQQ9kCjYQids4bw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGrfMJS/BPnzvFtxFWH7T2NvqB5iRSUYFltsQYoqh91AcAlEZdgxuHZyrYLq3kEOk j5wvhkqN1OKl91HrWXzjjavcMXmgvEWC1tfNMr6YyuWRD6//RUDkmVO3/ATEajCWyfZedL 8sHEPefu4TqdYPDdk53dU84dTpDQmvitB4Jd8BhRBQx2FhHfLph5+6E9Uyo985vYlfK3rV DNGLSCjFuasa5/IY8K3MZyQs8cwzlsSAXH1aJt2liMZr6UglJb7lvyAF9z6AbPEzIyhVzl HRoRmsqTYvRh/nPj5OrrpEMagZdYAssoR8SKXOADJ0/HyjV/ybNJdeD0QwSSZATBimrjno Q2xXGefsUNCX4hGOsT8zU2yyi5+645BM8GaU1wu7nVI5+GKfyIj6zUeIgccNybCE+NfzC9 q9SEhNfeSDy77DFNNVW5XGtlfoYAop12vI7ZH7rq2AEVRX5QCHrop7IWL6w9YzQKh3czsH 4MkPQajwCz5fjl2NeTv6LWBtCRDU4WRc23RG5wsnQBxtkYjIAoRX+gV/OtLsu02K5y7ixK NHtun2giLJ//HXHZJL0hsQS8oquM7m+sa+ptlCtSvDvfuYsYRLfpuV5UFIkFE9a1pC+867 NEQ6FiZGqESwHsA6gL0s440dpkF1RUzrxvOJ5wrjlcFy+m+dsy4bCTj/4csQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:19 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:01 +0200 Subject: [PATCH 05/13] arm64: dts: apple: t8122: Fix child-address-order dt-style-check issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-5-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2607; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=p38AXMzca/I6aVtQpRZ8f+WAdxrgQ6IGXGdUO01HADo=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJpWfOV1W1/Ls/Gn0z37Z+y6TjSJiHJesP65nCe5dN df3rNXrjlIWBjEuBlkxRZYk7ZcdDKtrFGNqH4TBzGFlAhnCwMUpABO5953hn4KT9uODvd719zIE T19zUHlRLHFqaVF349majClL+zsVzjEyPJn12rtLfd05Aa4rSkJP8ubG+GzW3mplWF3R3O5fvL6 FHwA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Reorder device nodes in the soc node by their unit address. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122.dtsi | 60 ++++++++++++++++++--------------= ---- 1 file changed, 30 insertions(+), 30 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index 481f68a570ec..3c7677079a29 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -284,36 +284,6 @@ serial0: serial@2a1200000 { status =3D "disabled"; }; =20 - aic: interrupt-controller@2d1000000 { - compatible =3D "apple,t8122-aic3"; - #interrupt-cells =3D <3>; - interrupt-controller; - reg =3D <0x2 0xd1000000 0x0 0x184000>, - <0x2 0xd1040000 0x0 0x4>; - reg-names =3D "core", "event"; - power-domains =3D <&ps_aic>; - - affinities { - e-core-pmu-affinity { - apple,fiq-index =3D ; - cpus =3D <&cpu_e0 &cpu_e1 &cpu_e2 &cpu_e3>; - }; - - p-core-pmu-affinity { - apple,fiq-index =3D ; - cpus =3D <&cpu_p0 &cpu_p1 &cpu_p2 &cpu_p3>; - }; - }; - }; - - pmgr: power-management@2d0700000 { - compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; - #address-cells =3D <1>; - #size-cells =3D <1>; - reg =3D <0x2 0xd0700000 0 0x14000>; - /* child nodes are added in t8122-pmgr.dtsi */ - }; - pinctrl_ap: pinctrl@2c7100000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xc7100000 0x0 0x100000>; @@ -361,6 +331,36 @@ i2c4_pins: i2c4-pins { }; }; =20 + pmgr: power-management@2d0700000 { + compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + reg =3D <0x2 0xd0700000 0 0x14000>; + /* child nodes are added in t8122-pmgr.dtsi */ + }; + + aic: interrupt-controller@2d1000000 { + compatible =3D "apple,t8122-aic3"; + #interrupt-cells =3D <3>; + interrupt-controller; + reg =3D <0x2 0xd1000000 0x0 0x184000>, + <0x2 0xd1040000 0x0 0x4>; + reg-names =3D "core", "event"; + power-domains =3D <&ps_aic>; + + affinities { + e-core-pmu-affinity { + apple,fiq-index =3D ; + cpus =3D <&cpu_e0 &cpu_e1 &cpu_e2 &cpu_e3>; + }; + + p-core-pmu-affinity { + apple,fiq-index =3D ; + cpus =3D <&cpu_p0 &cpu_p1 &cpu_p2 &cpu_p3>; + }; + }; + }; + pinctrl_nub: pinctrl@2e41f0000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xe41f0000 0x0 0x4000>; --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fhigh-b4-smtp.messagingengine.com (fhigh-b4-smtp.messagingengine.com [202.12.124.155]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D5F263E49E4; Wed, 9 Sep 2026 10:27:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.155 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949645; cv=none; b=WHXYEE8y87c2IiEmw0xUW8CdoHSBfoOXSVbfzuAjjid2wfEFCgwfRJOCipGcNqd0ckQfs/o3wdO/InzpvhSKtKnVAzYFchjRVd6YNTFWv3d8Ev0M0+rfIZT0VOGYnwqoaNPLaILjkKDtURVVHsCTWT7fQQcavb77AeoghvEvJio= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949645; c=relaxed/simple; bh=Oah0LgFEyGqOdR0+X4mlfeZgQU6B7d/SaS0qZscGDPk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aDRZtRCrvV3gOsZxbVFPJH9rZBbA6LZ0gIXEy98+W9+okvkCgUm3YmbMQtR4qVvFWXC08lXJHdSJIK15rgYeZosMvZdReQ6g+nZ5EvjLeSwHovxp0m9rDxKGqjCYvGQC41W5FiDRI8+BfNrmOkATCgR7fL6XniZMwNSCkmIQGjk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=aQsAf3yU; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=ciOAI0Cb; arc=none smtp.client-ip=202.12.124.155 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="aQsAf3yU"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="ciOAI0Cb" Received: from phl-compute-02.internal (phl-compute-02.internal [10.202.2.42]) by mailfhigh.stl.internal (Postfix) with ESMTP id 951967A00B7; Wed, 9 Sep 2026 06:27:22 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-02.internal (MEProxy); Wed, 09 Sep 2026 06:27:22 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949642; x=1789036042; bh=adE2QtyHr5FA3h8p/vzzNysjwN90NOIzwiMJGeI1PXY=; b= aQsAf3yU3C8qLspcT5c8FQLB7rmSZgtzTzx5hYU19O/2Wy/AO49tHZd5QQUMregI US4xc739vlWUB4GBKr6rYFYX9wUkwLtzET8ohWpzfYs44Zp2GA4/RBKFZTGXjIjg f6nZ6HOTsgGEBeEiVV2zVQElrXqad+S6AjvT8U/+C4/rS+M6a40Qp2UeIUz9sMDK eSM5J5RFDEdpwFKFRTvHlo9zXnoMN//3FO/sn1aspLSyCOdWH0KFKReOr1LPfTss WhRGJlBU1vGaCQJ0+iajv3vBZNWhz2uMu7OxAiIjjcDIHNGtO9ml+0miBXDkaFFv DHfDxrr6Z3Jdm7kt1/Ewlg== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949642; x= 1789036042; bh=adE2QtyHr5FA3h8p/vzzNysjwN90NOIzwiMJGeI1PXY=; b=c iOAI0CbC7GGXq1SPXIeYRUHS8JE9BhLNIKSO9WaJLkERZX1kAQgBICVu6Bzx4E62 apAszPx9c/CqdlwFDlKl51+PJOuWKuV0j5oTCiMqLqWeG7TVeoQkQXLkz6T1uSA2 Gy3SkaxsWvR3VijC9EYkI+xYsH1pNGONRVcQHFw10Wp4H0WIyV7MSKwiH7REb1Ax 0B1v81Fa1jFG38DmcaE2fsxgNYzRvlD0LTJBGcWf6odJ86kKmCC5lRmsiirrtlFE Qrb3O4m687/kqN8SQM3ckn6DWIne8Wh9kZ6cItTSD6zYC7d2fDaAMXlcJeda5fgB MsQbKDt3o0bFfAUru+KWg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGrfMJS/BPnzvFtxFWH7T2NvqB5iRSUYFltsQYoqh91AcAlEZdgxuHZyrYLq3kEOk j5wvhkqN1OKl91HrWXzjjavcMXmgvEWC1tfNMr6YyuWRD6//RUDkmVO3/ATEajCWyfZedL 8sHEPefu4TqdYPDdk53dU84dTpDQmvitB4Jd8BhRBQx2FhHfLph5+6E9Uyo985vYlfK3rV DNGLSCjFuasa5/IY8K3MZyQs8cwzlsSAXH1aJt2liMZr6UglJb7lvyAF9z6AbPEzIyhVzl HRoRmsqTYvRh/nPj5OrrpEMagZdYAssoR8SKXOADJ0/HyjV/ybNJdeD0QwSSZATBimrjYN lk1KDWZW4wWCzP1sTXUWHDsGLp0Pho9JyE+K3WfC6kTWgZJ8N2UqHBk/OpfOGowmE+NIY8 IO8C60kgVqZB53l8BzPPi7wAYI5Sk2VqPuyvmyeCACzcvI9LVX1gMC2T817QeoVzJxsC00 CcVeOuAHDCG+s7uDOLDAxEFdmsKfzObYIHrMOySADp/2DIaCGLwxwfXSCO6Fk1iQKCTOsh eKiS87GCUExKTrZqsSowY7TOTdZ1f+TH/2c6613OVyMWYDSPulF/mxs0imPrdX+kYUBAFr RWjL6h5THSgbQt4uqoVBqK/fFM2u2Klm8Y4bO9ONrkqnp9AzdcNKlFijSO7w X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:21 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:02 +0200 Subject: [PATCH 06/13] arm64: dts: apple: t6031: Fix continuation alignment Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-6-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=5573; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=Oah0LgFEyGqOdR0+X4mlfeZgQU6B7d/SaS0qZscGDPk=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJpW3GI+Y1VZ2u36caJSeoxJxgtlEVt/kl9dNnjqFp Ld8HjM7SlkYxLgYZMUUWZK0X3YwrK5RjKl9EAYzh5UJZAgDF6cATOT1Kob/BbvfW7l4VTu+nNlt 8tfwOEecnuN6QQG7N99fH/zI7qt8neGfkfdn6XW1h05VPVj9NPCoQNLuGXujVMUyea55Hfe0ann JBAA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Align multi-line properties exactly to "<" of the previous value. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6031-die0.dtsi | 12 ++++----- arch/arm64/boot/dts/apple/t6031-dieX.dtsi | 36 +++++++++++++---------= ---- arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi | 18 ++++++------- 3 files changed, 33 insertions(+), 33 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6031-die0.dtsi b/arch/arm64/boot/dt= s/apple/t6031-die0.dtsi index 932c97579f99..57f44f1fbe6e 100644 --- a/arch/arm64/boot/dts/apple/t6031-die0.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-die0.dtsi @@ -39,12 +39,12 @@ pinctrl_smc: pinctrl@2a4820000 { #interrupt-cells =3D <2>; interrupt-parent =3D <&aic>; interrupts =3D , - , - , - , - , - , - ; + , + , + , + , + , + ; }; =20 i2c0: i2c@391010000 { diff --git a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi b/arch/arm64/boot/dt= s/apple/t6031-dieX.dtsi index 524a72f5483e..01fe459259a4 100644 --- a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-dieX.dtsi @@ -37,12 +37,12 @@ DIE_NODE(pinctrl_nub): pinctrl@2a01f0000 { #interrupt-cells =3D <2>; interrupt-parent =3D <&aic>; interrupts =3D , - , - , - , - , - , - ; + , + , + , + , + , + ; }; =20 DIE_NODE(pmgr_mini): power-management@2a0280000 { @@ -66,12 +66,12 @@ DIE_NODE(pinctrl_aop): pinctrl@2a8824000 { #interrupt-cells =3D <2>; interrupt-parent =3D <&aic>; interrupts =3D , - , - , - , - , - , - ; + , + , + , + , + , + ; }; =20 DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { @@ -80,12 +80,12 @@ DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { =20 interrupt-parent =3D <&aic>; interrupts =3D , - , - , - , - , - , - ; + , + , + , + , + , + ; =20 clocks =3D <&clkref>; power-domains =3D <&DIE_NODE(ps_gpio)>; diff --git a/arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi b/arch/arm64/bo= ot/dts/apple/t6031-gpio-pins.dtsi index 5e4727e357d2..0c0d09964e69 100644 --- a/arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi @@ -8,46 +8,46 @@ &pinctrl_ap { i2c0_pins: i2c0-pins { pinmux =3D , - ; + ; }; =20 i2c1_pins: i2c1-pins { pinmux =3D , - ; + ; }; =20 i2c2_pins: i2c2-pins { pinmux =3D , - ; + ; }; =20 i2c3_pins: i2c3-pins { pinmux =3D , - ; + ; }; =20 i2c4_pins: i2c4-pins { pinmux =3D , - ; + ; }; =20 i2c5_pins: i2c5-pins { pinmux =3D , - ; + ; }; =20 i2c6_pins: i2c6-pins { pinmux =3D , - ; + ; }; =20 i2c7_pins: i2c7-pins { pinmux =3D , - ; + ; }; =20 i2c8_pins: i2c8-pins { pinmux =3D , - ; + ; }; }; --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fout-b8-smtp.messagingengine.com (fout-b8-smtp.messagingengine.com [202.12.124.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C38E3501F58; Wed, 9 Sep 2026 10:27:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949647; cv=none; b=imun+wfwMCy+Zu0IY25mQuRrPHp02sbzdy5tbTTKanQtGRiSj3iGpbuIyKeR9yExFMbD2qjP9FpLwlWd9cLP+ILTJ3P54DgtyiMz1/+tI8lITH0vsBjh8CKkiRD00s3eFP+Li+8Po4ugaIDWlhkeso8onp1PxdPua7GC3MtIQZk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949647; c=relaxed/simple; bh=W9V+oB+r9lFZT7SEICn5PR68cDT522xBOot+vrw+XQM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FJ0rm61ryGqrNXopAPA/Ar7ZSy+dCn6BJWSAacmmWG/IMzRI3I6RpPN33fxGCQr6k7EdYDljDRxRP9bdEOanhaKHb27qxEJtBKkMMIrPD8LKYME0laXUxbKGDlmpCMkz+/CxRnhjCa9/GqPUO0V/PH161lvPprB1vIckB2dU0wc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=GVttOQ7r; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=VMnU3Jrm; arc=none smtp.client-ip=202.12.124.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="GVttOQ7r"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="VMnU3Jrm" Received: from phl-compute-04.internal (phl-compute-04.internal [10.202.2.44]) by mailfout.stl.internal (Postfix) with ESMTP id CA9C61D0007A; Wed, 9 Sep 2026 06:27:24 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-04.internal (MEProxy); Wed, 09 Sep 2026 06:27:25 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949644; x=1789036044; bh=xpCeLBVC6ziEvRs3avdSAkam/Yq1PpMlp/nqMW89isQ=; b= GVttOQ7rVoRtIgf8/wwQBmmTZqS6+yovk4gPnP/amBkwAXN08n5zynvDHilcjyJ7 EhC609vmE7SVmrYLvSRbyWlpvdqMq4PnGQUQEsv3yj/9Bh110jW5Y9U5i1p/awlr vpJ6gzV8uxLnet4WiMeQ9xIZUR40ZUcMO7V6sTKzYo63Tm4/VJ/TeERoWTiV54XW cFBVFKlyJ3QH7xETvB1rBZ0CpdakTevobvInhv+YUdRlepL2oSTG3FMphh4IA8+z aWtA4CA2l0+xW6W7Pt9VdQUM+aAHu6DNEdZsiFktZzgwTsb+aqjBJLmSe/EnUQsc wajLY0E2ct2oKzrIbZtdOQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949644; x= 1789036044; bh=xpCeLBVC6ziEvRs3avdSAkam/Yq1PpMlp/nqMW89isQ=; b=V MnU3JrmWnWEcGmUesA+O0+xjpoTXwuEHVvMZlawYrTEMNFZETHqq5qy29V7FB7cA G0OJ89OPtjMDqc2kSqL4euyqyRF5NFRTolUGM+NMRKM0ijJ+WalMTZ+xDZB29Xox pXlbhu5W+eXb/b7gl88rmsrNwmitoGyFcj+jXsmPlHqAUor9RjSrf5/uV2JW9khb lm2v99LsThbZvgN4PRq8Cg7N8D71aojBIMP/t4DYdZRsYutMhRFIJRycmCRdP324 FK/po2Q4Rb2Ue394nikfTp1zj/IjoEsGVr5mHCHHuxRw6Z2jyLMxaTeT3/SOVrv0 VJGCSjlHRMhovTe8u3yEw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGrfMJS/BPnzvFtxFWH7T2NvqB5iRSUYFltsQYoqh91AcAlEZdgxuHZyrYLq3kEOk j5wvhkqN1OKl91HrWXzjjavcMXmgvEWC1tfNMr6YyuWRD6//RUDkmVO3/ATEajCWyfZedL 8sHEPefu4TqdYPDdk53dU84dTpDQmvitB4Jd8BhRBQx2FhHfLph5+6E9Uyo985vYlfK3rV DNGLSCjFuasa5/IY8K3MZyQs8cwzlsSAXH1aJt2liMZr6UglJb7lvyAF9z6AbPEzIyhVzl HRoRmsqTYvRh/nPj5OrrpEMagZdYAssoR8SKXOADJ0/HyjV/ybNJdeD0QwSSZATBimrjOV AL4mgnMbUq7YhGPE5ZDdveM7LgxCXqkeR1+taogZnmtDGdTPIoIz8vKCuXfUcs+JrBRSH8 N4DY4AbGSPbRJoO5lIscekZ9Vg7unFGr0zOSFmBrqP1d2MO9RdnFChdTizsSvyQzhgj1UH V7uAmxQcHKyNFhglv8DaSP1uBsn9rD3VvrDBsssrJB+V2aWQeFfj1guDKHJh5bNLpfNn/J /EwYkbv2WonPJHzMUOTiU3Aa+p+h2VIlNBgUBShi8C2HqW5twJsm/AqlOPN3n7e+eB2jlR PXnh+/ASgD1/UfEhGA5LVPFipKQ6hilzf4Ka1pRNzURR0VFQk9fW6EIzl9kw X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:24 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:03 +0200 Subject: [PATCH 07/13] arm64: dts: apple: t8122: Fix continuation alignment Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-7-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=743; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=W9V+oB+r9lFZT7SEICn5PR68cDT522xBOot+vrw+XQM=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJpU7QpOS2dfuibgR9vXCu5U3BD4VfBDg/9KneOBLc OcKL7m5HaUsDGJcDLJiiixJ2i87GFbXKMbUPgiDmcPKBDKEgYtTACZS/ZyRYdc9t897jN7yhr/d uXGddNHFBjmpmx8u983p9Vp78+Sf+D2MDFfW1cvtuaXjYPH3o2+1569cd68LRi07ukKelv7ut53 oyAgA X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Align multi-line properties exactly to "<" of the previous value. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index 3c7677079a29..cf9cd0781fde 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -344,7 +344,7 @@ aic: interrupt-controller@2d1000000 { #interrupt-cells =3D <3>; interrupt-controller; reg =3D <0x2 0xd1000000 0x0 0x184000>, - <0x2 0xd1040000 0x0 0x4>; + <0x2 0xd1040000 0x0 0x4>; reg-names =3D "core", "event"; power-domains =3D <&ps_aic>; =20 --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fhigh-b4-smtp.messagingengine.com (fhigh-b4-smtp.messagingengine.com [202.12.124.155]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 67DAA503BDE; Wed, 9 Sep 2026 10:27:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.155 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949651; cv=none; b=X8CN3NjDyEXKvJi0C1Qd80Fe5WaFMSJ85GD/ffow4WSO3IWHRCLU5k04OtkPPNnxHTtI0zSb0C12HFaHrSUD2js5cI4Je1n61i6/ar/iym5Uc/u1iobykG1piRHpadcdC71JzSdaBIM8wc387YHcYGdPfnRCeIi9ybU3C2XZwv8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949651; c=relaxed/simple; bh=C7S7XHfxQnp5uE+3F+9w2T8pnzHGI5LbglHOzy5r0d0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aF99CFWa4iyHIC1ckE9mUN98Dhhoea7FyMzSwGv1ZsZjaMZ69QUJneqWsLwHReyBmEe02DY3ceEoVZVTDNwQTHwtglmg75yGWovuU/fNGVq0QS7Q0OOjw4yCKQI3UkFUCQ3dcuo8t36pPhar6uRyC3CYRu5Z14hn+rxrtY5MvKc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=ZoBPOujd; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=iwTcCBhQ; arc=none smtp.client-ip=202.12.124.155 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="ZoBPOujd"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="iwTcCBhQ" Received: from phl-compute-02.internal (phl-compute-02.internal [10.202.2.42]) by mailfhigh.stl.internal (Postfix) with ESMTP id 0A9527A00BF; Wed, 9 Sep 2026 06:27:27 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-02.internal (MEProxy); Wed, 09 Sep 2026 06:27:27 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949646; x=1789036046; bh=ZkT5VcAQQpKlpqulmTBWpPKXElg6p9FdyGKZi+5QEAY=; b= ZoBPOujduRYzc81ddw8KKn2JeWfQy8i/1aG7BMXfJ+Tbl71cuDS0191K+uAfNcCn tWqE6E0wSL2ybxMOhfF8jZjllos4a0HMiQTTWCLP1QI95EtDW3VG6iCAVnBOr4tI DFfH6q/V8cV1WoLHH60Br+2C9s50BYlp4cUN21GUqBrv7j7R34CcJ5q7Ev5BSdx4 uGT7AO83YcYpRwPvpudXKyqYVQrT1JprXcR3QwO27hR1VAfWzSDXxyZOyQAAhjRD ZioNLHOepIRWEyVf5WfRnAsuLvic7utxUbmCzbI8XQHqRDka1cZYr/UAcJsK8Eij Sd3RJ1aVnoAc+1BzVEhOmw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949646; x= 1789036046; bh=ZkT5VcAQQpKlpqulmTBWpPKXElg6p9FdyGKZi+5QEAY=; b=i wTcCBhQWkE4zz41cTZTGUDaVSDjFnb7VbuFTvCo0BIezDAvcQbmHAR9u/KaF6dEb S9RyX8u+pKqvyzl8tz3GSTZQPMb3zJCJIJWjFSPXR9UDSR+kJSPLXSrWBAY0PaEr 2h+44YRVsQa/k/NH4lXSkhEHf+Cmp+aXUSQTfjGBxBwB2YBz9+NqXbDhmGqrTsam fw+q4wwBSOV33uThpIh61sht+KjTVOFXDbu9kF2uBK32+TZI8M0TCBx3BVRtCJRd ZPCqVLpe8BcOUoRteXXqT4wvwpvIbx00JWsZMaCA6PeV+Hamp+W/QAPbdIHkQixH Ax0cBKYl8feqPI+k7nLCw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTESry9O/DPGKe0VZV6GxKkpthVVgrSgQusifTMlX7/k4FmmR6JoX50yJgJEvkYX2z CHfDcHGOklHamKt0x434he/uqWpXBqTGuHAQccODIQsInwl4DARBkTt78fIMraLs1+mpmI gK3HK4DF3fMdJIkGYwWoIlL7b0TcU88RezOQk6aH2u2DUkvIm376c4Gcng6HKagr2g/4oy o6pMOtYyvZCZxjwOi28nN5RZFIsXR9v+DDcXlt0VuM//1gcusssrXm8JsyhzugG4ZlPwTF GO8UZJEkbKavlsZDolduW0Y35QI6ft+zZ538PCvD4tvmP6zy2twexC+T6jns9oe9fFkMnh 2Z93M4Q7/JtJ72hVbdgdh/l5EX32bOqrCVtcro9FqxcpMdpEIYMWWKOsYYoxD5Y4zh+xnK 3y1Y7RedniVQikYymvt3uFvlItDmAY0eXiTBg7uuzRZUcZVL0FnjG3hLZQIBfMyZbseOUK kOGutu4ZNmlZlm9jmLlOIov3+SyRTH46oH1SwJOj+f1A6mdx98j/2dQsqDEivg0AJyQVOt YFhe2Rq5mRKSJQajiVmddpc6gETnr/llnzUXQIVfAJSfqJ9L838NYrmBqdIqmZdbPIWndJ RKJPh54lNphExTDEksl7WFDT1TNo0n3aIB4OU6AEfwkpGPwZKo9qWEu063HA X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:26 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:04 +0200 Subject: [PATCH 08/13] arm64: dts: apple: t6030: Fix most property-order dt-style-check issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-8-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=16105; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=C7S7XHfxQnp5uE+3F+9w2T8pnzHGI5LbglHOzy5r0d0=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJpXKuxvnlmdUJ/tti1mYsuvscs/Wt8EfDU/63Pzdc mL7g09rOkpZGMS4GGTFFFmStF92MKyuUYypfRAGM4eVCWQIAxenAEyE7wHDX4HMaqN90xY7mHXe NZiw59lhT2Vfv36D5JOpp2qvXLxny8/wz07xmZ9ux/3Og31cDdGiuiZaLltOnL5/oXDz32uBPuG r2AA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 t6030-pmgr.dtsi is left unchanged because future additions or modifications will be sparse. Not fixed are | [property-order] property 'd-cache-size' out of canonical order (should s= ort before 'enable-method') for all CPU nodes to keep cache related properties together. A blank line is added before 'd-cache-size' to attenuate this grouping for human consumption. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6030.dtsi | 218 ++++++++++++++++++-------------= ---- 1 file changed, 113 insertions(+), 105 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6030.dtsi b/arch/arm64/boot/dts/app= le/t6030.dtsi index 0b5824c9f1bf..71b75a59f695 100644 --- a/arch/arm64/boot/dts/apple/t6030.dtsi +++ b/arch/arm64/boot/dts/apple/t6030.dtsi @@ -81,179 +81,190 @@ core5 { }; =20 cpu_e00: cpu@0 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x0>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e01: cpu@1 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x1>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e02: cpu@2 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x2>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e03: cpu@3 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x3>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e04: cpu@4 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x4>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e05: cpu@5 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x5>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_p00: cpu@10100 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10100>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p01: cpu@10101 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10101>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p02: cpu@10102 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10102>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p03: cpu@10103 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10103>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p04: cpu@10104 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10104>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p05: cpu@10105 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10105>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 l2_cache_0: l2-cache-0 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x400000>; + cache-unified; }; =20 l2_cache_1: l2-cache-1 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; }; =20 reserved-memory { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; }; =20 soc: soc { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - nonposted-mmio; + #address-cells =3D <2>; /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 i2c1: i2c@289014000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89014000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c1_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c1>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -261,14 +272,14 @@ i2c1: i2c@289014000 { i2c2: i2c@289018000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89018000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c2_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c2>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -276,14 +287,14 @@ i2c2: i2c@289018000 { i2c3: i2c@28901c000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x8901c000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c3_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c3>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -291,14 +302,14 @@ i2c3: i2c@28901c000 { i2c4: i2c@289020000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89020000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c4_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c4>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -306,14 +317,14 @@ i2c4: i2c@289020000 { i2c6: i2c@289028000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89028000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c6_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c6>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -321,14 +332,14 @@ i2c6: i2c@289028000 { i2c8: i2c@289030000 { compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; reg =3D <0x2 0x89030000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c8_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c8>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -336,8 +347,8 @@ i2c8: i2c@289030000 { fpwm0: pwm@289040000 { compatible =3D "apple,t6030-fpwm", "apple,s5l-fpwm"; reg =3D <0x2 0x89040000 0x0 0x4000>; - power-domains =3D <&ps_fpwm0>; clocks =3D <&clkref>; + power-domains =3D <&ps_fpwm0>; #pwm-cells =3D <2>; =20 status =3D "disabled"; @@ -346,26 +357,25 @@ fpwm0: pwm@289040000 { serial0: serial@289200000 { compatible =3D "apple,s5l-uart"; reg =3D <0x2 0x89200000 0x0 0x1000>; - reg-io-width =3D <4>; - interrupt-parent =3D <&aic>; - interrupts =3D ; /* * TODO: figure out the clocking properly, there may * be a third selectable clock. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + interrupt-parent =3D <&aic>; + interrupts =3D ; power-domains =3D <&ps_uart0>; + reg-io-width =3D <4>; =20 status =3D "disabled"; }; =20 pmgr_gfx: power-management@290e80000 { compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x2 0x90e80000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x2 0x90e80000 0 0x4000>; /* child nodes are added in t6030-pmgr.dtsi */ }; =20 @@ -373,6 +383,12 @@ pinctrl_ap: pinctrl@347100000 { compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x3 0x47100000 0x0 0x4000>; =20 + #gpio-cells =3D <2>; + gpio-controller; + gpio-ranges =3D <&pinctrl_ap 0 0 224>; + + #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -383,15 +399,8 @@ pinctrl_ap: pinctrl@347100000 { ; =20 power-domains =3D <&ps_gpio>; - - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&pinctrl_ap 0 0 224>; apple,npins =3D <224>; =20 - interrupt-controller; - #interrupt-cells =3D <2>; - i2c1_pins: i2c1-pins { pinmux =3D , ; @@ -425,21 +434,20 @@ i2c8_pins: i2c8-pins { =20 pmgr: power-management@350700000 { compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x3 0x50700000 0 0x14000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x3 0x50700000 0 0x14000>; /* child nodes are added in t6030-pmgr.dtsi */ }; =20 aic: interrupt-controller@351000000 { compatible =3D "apple,t6030-aic3", "apple,t8122-aic3"; - #interrupt-cells =3D <3>; - interrupt-controller; - reg =3D <0x3 0x51000000 0x0 0x184000>, <0x3 0x51040000 0x0 0x4000>; reg-names =3D "core", "event"; + + #interrupt-cells =3D <3>; + interrupt-controller; power-domains =3D <&ps_aic>; }; =20 @@ -447,6 +455,12 @@ pinctrl_nub: pinctrl@3641f0000 { compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x3 0x641f0000 0x0 0x4000>; =20 + #gpio-cells =3D <2>; + gpio-controller; + gpio-ranges =3D <&pinctrl_nub 0 0 37>; + + #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -456,21 +470,14 @@ pinctrl_nub: pinctrl@3641f0000 { , ; =20 - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&pinctrl_nub 0 0 37>; apple,npins =3D <37>; - - interrupt-controller; - #interrupt-cells =3D <2>; }; =20 pmgr_mini: power-management@364280000 { compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x3 0x64280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x3 0x64280000 0 0x4000>; /* child nodes are added in t6030-pmgr.dtsi */ }; =20 @@ -486,13 +493,12 @@ pinctrl_smc: pinctrl@36c820000 { compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x3 0x6c820000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_smc 0 0 18>; - apple,npins =3D <18>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -501,12 +507,22 @@ pinctrl_smc: pinctrl@36c820000 { , , ; + + apple,npins =3D <18>; }; =20 pinctrl_aop: pinctrl@374824000 { compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x3 0x74824000 0x0 0x4000>; =20 + clocks =3D <&clkref>; + + #gpio-cells =3D <2>; + gpio-controller; + gpio-ranges =3D <&pinctrl_aop 0 0 54>; + + #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -516,26 +532,18 @@ pinctrl_aop: pinctrl@374824000 { , ; =20 - clocks =3D <&clkref>; - - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&pinctrl_aop 0 0 54>; apple,npins =3D <54>; - - interrupt-controller; - #interrupt-cells =3D <2>; }; }; =20 timer { compatible =3D "arm,armv8-timer"; interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; interrupts =3D , , , ; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; }; }; =20 --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fout-b8-smtp.messagingengine.com (fout-b8-smtp.messagingengine.com [202.12.124.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 60EB45111A8; Wed, 9 Sep 2026 10:27:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949657; cv=none; b=cyu74QwPRpq3fQU17DV+cGlM90HdAtHnZvR8d3hGeejKV1jY8aU6MBOa4KqU5hxmt78AKOnHJlOS+cKMgBDAhD6UnZdr0txyrHbQRa474RszMpYr/cAgUPyRFBVbfvsgwejyUzv6611TA1+ovJPO2YSNCgACDYVHoRnJBx5kN9E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949657; c=relaxed/simple; bh=6idYn0iMxrSZWTO3+P/lCSXlOySJMXyZGTt6kzP+380=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=N2UBd4FHLznejs547jVpi0zr0qXaWAIkh4r9cZVSame4tG8Kg8WGUNK4pA0qk4LfarTa2/32CgLI0abFnWAlUDFJ/Kbn8d9NRSk+si1fNrIabSGwIhZCytzK6tD5GU4hCnLVDnyFuVCR5ZnBGOy0DBGg0Sje40LTfzXrCwLaIsg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=RmDbcz1H; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=BwrPnm2L; arc=none smtp.client-ip=202.12.124.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="RmDbcz1H"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="BwrPnm2L" Received: from phl-compute-08.internal (phl-compute-08.internal [10.202.2.48]) by mailfout.stl.internal (Postfix) with ESMTP id 48C851D000AE; Wed, 9 Sep 2026 06:27:29 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-08.internal (MEProxy); Wed, 09 Sep 2026 06:27:29 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949649; x=1789036049; bh=8qa88L4VpiR+GdE+L50d8ZtFnXr1g9uY2Kmz6nZEqc8=; b= RmDbcz1HlShIXYIHtdhR2ZcZeL7oWUjlz0FQkdlA4DRWjvghqb7g5xcwAaNhdYFa b/8X5qN43ZoEBMmjOy+jZ2olyoCfzVoe+kb0pyqRVU4RxVVKUxXJeyXWEQY1pf2/ JvfLMgB9q1QpuzPPlAp4IXJ85eMqsZ76iJMFI2JSIQt4CxSAIa6K/jLdCe4f1Q4X w1deyQFeWB5Cl34I2i+kho7L3LS9EzDdRczWTmb31ADzpPOp8K0+1mC4ApYuaQYp yXFTbaQjbm64fRTTYUjwT6nvsYLh7LFoE6O9FW1oxBhh3q22SjkuBBMBt9EXhd8L D5Q4/poHlX7GQpRbgEZN/w== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949649; x= 1789036049; bh=8qa88L4VpiR+GdE+L50d8ZtFnXr1g9uY2Kmz6nZEqc8=; b=B wrPnm2LJYdVfblxBA6G++VZZ3I0mBO+MDe0gxuZX3oENeS5eG+3I/03ASFr1YMbD 4O7SpZ8xc7regyXVhL5D6Xwhshe3T2s1XUuPy6abtVdx4VXCiIhcKl7y1h3JHGs+ 5SiP4sdKkFUuzEmjK97ncu0WUQxEcnNt4PGj66mdzVPVQjH2T0R8qAvGwhoK1mjC TiX6pAd9Y/Wgd2WXpczsxEcGE64YYPXXT4I38Aw26B/4WMFMOz2HGDc4BR8Hm0LQ bpMN/xad2i/0zZfrndKwcsBgp9o9c6zt5eS++Qfjd6eTOmSUI03unCgPUR72WcpX dRuN+KcrY3WfwZ8hFF6DA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGRaba3+elOqz6mGGfoSBiCZjC/P/YvC69oBfXDxkDuqW/gUqUM7TPyVKN7JzWQcY OdgxBJKfTLC7846+OYry0bSGE3xPk45JsOaAAzIo+S60yc9dnozlXeTnxUCa8BC9WAofmP 2h8SJRrVPiFrYykhuCN5Ui35oWh3qrE6i71iwiq+wmnBxYsu7hjRVs9cELF36bc9jk/U3T 5S1a+Wwegu/IfmjiZKHiru3+U7GImKU6XUF4r2pfYthynWgu/Xr4vJPQ0jJnDE1SnUgtv7 mYqfT1BvFbpc/gySMvvWitm70hE4QNzGMUWLc89BusjcFaWCYcUGzgjnN8tuyQcm566utT 9eH2YfduD38aCWFI4Y1UowSnMQOetXA8FdVoKXWt4vdLSVw0wYkIbyAL52kjyTuiC5zmA8 YvJYnqvVpp6EKOGtaF9DWpcYH9CbZVsjTFxokIlFmVEv3C1dMKlwHmWOSuZur0dZUwDWSE aj3ghyDkWBMSs9uoTsmFe/i8wpBhj+DxN3jEiqpF0p2aIEFsgPPxI95wzcTGLF0zRSbEje R69eYWWg+cFMPLDaVhCiOHaNE0t1h3uoq5OsRLsMFUQZi/OHnIU1HzJifmog/3aRXFcYfk n70IMstbBMI8/LToE9T+aFIZjFKXOlfqAAVW1ONLyHeKOEd7JaG9q4Rhwo5A X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:28 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:05 +0200 Subject: [PATCH 09/13] arm64: dts: apple: t603[12]: Fix most property-order dt-style-check issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-9-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=31062; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=6idYn0iMxrSZWTO3+P/lCSXlOySJMXyZGTt6kzP+380=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJpXiM67HP7R9d1y4/+4amyU7W2TWPWSPsVk693nR/ auZVXK7O0pZGMS4GGTFFFmStF92MKyuUYypfRAGM4eVCWQIAxenAExkVzUjQ1vDh7g0ljaTK3+k badonUyxM5tzNiPjm+KN/3anlp7ITGFkmLisfL72P26HpPigb3q+vHyLHpu+fGgQLeXH0JTVwnG UDQA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 t6031-pmgr.dtsi is left unchanged because future additions or modifications will be sparse. Not fixed are | [property-order] property 'd-cache-size' out of canonical order (should s= ort before 'enable-method') for all CPU nodes to keep cache related properties together. A blank line is added before 'd-cache-size' to attenuate this grouping for human consumption. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6031-base.dtsi | 154 ++++++++++++---------= -- arch/arm64/boot/dts/apple/t6031-die0.dtsi | 39 +++--- arch/arm64/boot/dts/apple/t6031-dieX.dtsi | 44 ++++--- arch/arm64/boot/dts/apple/t6031.dtsi | 7 +- arch/arm64/boot/dts/apple/t6032-j575d.dts | 2 +- arch/arm64/boot/dts/apple/t6032.dtsi | 162 ++++++++++++++-------= ---- arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi | 8 +- 7 files changed, 223 insertions(+), 193 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6031-base.dtsi b/arch/arm64/boot/dt= s/apple/t6031-base.dtsi index 667f32e9e606..f62ce0690182 100644 --- a/arch/arm64/boot/dts/apple/t6031-base.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-base.dtsi @@ -95,216 +95,232 @@ core5 { }; =20 cpu_e00: cpu@0 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x0>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e01: cpu@1 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x1>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e02: cpu@2 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x2>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e03: cpu@3 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x3>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_p00: cpu@10100 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10100>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p01: cpu@10101 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10101>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p02: cpu@10102 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10102>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p03: cpu@10103 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10103>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p04: cpu@10104 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10104>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p05: cpu@10105 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10105>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p10: cpu@10200 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10200>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p11: cpu@10201 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10201>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p12: cpu@10202 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10202>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p13: cpu@10203 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10203>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p14: cpu@10204 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10204>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 cpu_p15: cpu@10205 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10205>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_2>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_2>; }; =20 l2_cache_0: l2-cache-0 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x400000>; + cache-unified; }; =20 l2_cache_1: l2-cache-1 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; =20 l2_cache_2: l2-cache-2 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; }; =20 reserved-memory { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; }; =20 timer { compatible =3D "arm,armv8-timer"; interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; interrupts =3D , , , ; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; }; }; diff --git a/arch/arm64/boot/dts/apple/t6031-die0.dtsi b/arch/arm64/boot/dt= s/apple/t6031-die0.dtsi index 57f44f1fbe6e..b14443436e26 100644 --- a/arch/arm64/boot/dts/apple/t6031-die0.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-die0.dtsi @@ -9,12 +9,12 @@ &SOC_NODE { aic: interrupt-controller@292400000 { compatible =3D "apple,t6031-aic3", "apple,t8122-aic3"; - #interrupt-cells =3D <4>; - interrupt-controller; - reg =3D <0x00000002 0x92400000 0x00000000 0x1cc000>, <0x00000002 0x92440000 0x00000000 0x4000>; reg-names =3D "core", "event"; + + #interrupt-cells =3D <4>; + interrupt-controller; power-domains =3D <&ps_aic>; }; =20 @@ -30,13 +30,12 @@ pinctrl_smc: pinctrl@2a4820000 { compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xa4820000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_smc 0 0 30>; - apple,npins =3D <30>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -45,31 +44,33 @@ pinctrl_smc: pinctrl@2a4820000 { , , ; + + apple,npins =3D <30>; }; =20 i2c0: i2c@391010000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91010000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c0_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c0>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; }; =20 i2c1: i2c@391014000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91014000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c1_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c1>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -78,13 +79,13 @@ i2c1: i2c@391014000 { i2c2: i2c@391018000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91018000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c2_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c2>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -93,13 +94,13 @@ i2c2: i2c@391018000 { i2c3: i2c@39101c000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x9101c000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c3_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c3>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -108,13 +109,13 @@ i2c3: i2c@39101c000 { i2c4: i2c@391020000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91020000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c4_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c4>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -123,13 +124,13 @@ i2c4: i2c@391020000 { i2c5: i2c@391024000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91024000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c5_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c5>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -138,13 +139,13 @@ i2c5: i2c@391024000 { i2c6: i2c@391028000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91028000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c6_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c6>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -153,13 +154,13 @@ i2c6: i2c@391028000 { i2c7: i2c@39102c000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x9102c000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c7_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c7>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -168,13 +169,13 @@ i2c7: i2c@39102c000 { i2c8: i2c@391030000 { compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; reg =3D <0x3 0x91030000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c8_pins>; pinctrl-names =3D "default"; power-domains =3D <&ps_i2c8>; - #address-cells =3D <0x1>; #size-cells =3D <0x0>; =20 status =3D "disabled"; @@ -183,8 +184,8 @@ i2c8: i2c@391030000 { fpwm0: pwm@391040000 { compatible =3D "apple,t6031-fpwm", "apple,s5l-fpwm"; reg =3D <0x3 0x91040000 0x0 0x4000>; - power-domains =3D <&ps_fpwm0>; clocks =3D <&clkref>; + power-domains =3D <&ps_fpwm0>; #pwm-cells =3D <2>; =20 status =3D "disabled"; @@ -193,16 +194,16 @@ fpwm0: pwm@391040000 { serial0: serial@391200000 { compatible =3D "apple,s5l-uart"; reg =3D <0x3 0x91200000 0x0 0x4000>; - reg-io-width =3D <4>; - interrupt-parent =3D <&aic>; - interrupts =3D ; /* * TODO: figure out the clocking properly, there may * be a third selectable clock. */ clocks =3D <&clkref>, <&clkref>; clock-names =3D "uart", "clk_uart_baud0"; + interrupt-parent =3D <&aic>; + interrupts =3D ; power-domains =3D <&ps_uart0>; + reg-io-width =3D <4>; =20 status =3D "disabled"; }; diff --git a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi b/arch/arm64/boot/dt= s/apple/t6031-dieX.dtsi index 01fe459259a4..bd73d691f0d8 100644 --- a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-dieX.dtsi @@ -9,32 +9,28 @@ &SOC_NODE { DIE_NODE(pmgr): power-management@292280000 { compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + reg =3D <0x2 0x92280000 0 0xc000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x2 0x92280000 0 0xc000>; }; =20 DIE_NODE(pmgr1): power-management@292800000 { compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + reg =3D <0x2 0x92800000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x2 0x92800000 0 0x4000>; }; =20 DIE_NODE(pinctrl_nub): pinctrl@2a01f0000 { compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xa01f0000 0x0 0x4000>; - power-domains =3D <&DIE_NODE(ps_nub_gpio)>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&DIE_NODE(pinctrl_nub) 0 0 59>; - apple,npins =3D <59>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -43,27 +39,28 @@ DIE_NODE(pinctrl_nub): pinctrl@2a01f0000 { , , ; + + power-domains =3D <&DIE_NODE(ps_nub_gpio)>; + apple,npins =3D <59>; }; =20 DIE_NODE(pmgr_mini): power-management@2a0280000 { compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + reg =3D <0x2 0xa0280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x2 0xa0280000 0 0x4000>; }; =20 DIE_NODE(pinctrl_aop): pinctrl@2a8824000 { compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xa8824000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&DIE_NODE(pinctrl_aop) 0 0 102>; - apple,npins =3D <102>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -72,12 +69,22 @@ DIE_NODE(pinctrl_aop): pinctrl@2a8824000 { , , ; + + apple,npins =3D <102>; }; =20 DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xb3000000 0x0 0x4000>; =20 + clocks =3D <&clkref>; + + #gpio-cells =3D <2>; + gpio-controller; + gpio-ranges =3D <&DIE_NODE(pinctrl_ap) 0 0 200>; + + #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -87,23 +94,14 @@ DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { , ; =20 - clocks =3D <&clkref>; power-domains =3D <&DIE_NODE(ps_gpio)>; - - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&DIE_NODE(pinctrl_ap) 0 0 200>; apple,npins =3D <200>; - - interrupt-controller; - #interrupt-cells =3D <2>; }; =20 DIE_NODE(pmgr_gfx): power-management@408e80000 { compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + reg =3D <0x4 0x8e80000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - - reg =3D <0x4 0x8e80000 0 0x4000>; }; }; diff --git a/arch/arm64/boot/dts/apple/t6031.dtsi b/arch/arm64/boot/dts/app= le/t6031.dtsi index 2ba0768c33bc..a2aa64ea9db9 100644 --- a/arch/arm64/boot/dts/apple/t6031.dtsi +++ b/arch/arm64/boot/dts/apple/t6031.dtsi @@ -21,13 +21,12 @@ / { =20 soc: soc { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - nonposted-mmio; + #address-cells =3D <2>; /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 // filled via templated includes at the end of the file }; diff --git a/arch/arm64/boot/dts/apple/t6032-j575d.dts b/arch/arm64/boot/dt= s/apple/t6032-j575d.dts index 71f4a00e1b1c..1c4a0fc9bd6f 100644 --- a/arch/arm64/boot/dts/apple/t6032-j575d.dts +++ b/arch/arm64/boot/dts/apple/t6032-j575d.dts @@ -20,9 +20,9 @@ aliases { }; =20 chosen { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; =20 stdout-path =3D "serial0"; =20 diff --git a/arch/arm64/boot/dts/apple/t6032.dtsi b/arch/arm64/boot/dts/app= le/t6032.dtsi index aa48f2483fbb..efe56d2a9a79 100644 --- a/arch/arm64/boot/dts/apple/t6032.dtsi +++ b/arch/arm64/boot/dts/apple/t6032.dtsi @@ -101,228 +101,244 @@ core5 { }; =20 cpu_e10: cpu@800 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x800>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_3>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_3>; }; =20 cpu_e11: cpu@801 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x801>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_3>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_3>; }; =20 cpu_e12: cpu@802 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x802>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_3>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_3>; }; =20 cpu_e13: cpu@803 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x803>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* to be filled by loader */ - next-level-cache =3D <&l2_cache_3>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_3>; }; =20 cpu_p20: cpu@10900 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10900>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p21: cpu@10901 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10901>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p22: cpu@10902 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10902>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p23: cpu@10903 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10903>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p24: cpu@10904 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10904>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p25: cpu@10905 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10905>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_4>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_4>; }; =20 cpu_p30: cpu@10a00 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a00>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p31: cpu@10a01 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a01>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p32: cpu@10a02 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a02>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p33: cpu@10a03 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a03>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p34: cpu@10a04 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a04>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 cpu_p35: cpu@10a05 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10a05>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_5>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_5>; }; =20 l2_cache_3: l2-cache-3 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x400000>; + cache-unified; }; =20 l2_cache_4: l2-cache-4 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; =20 l2_cache_5: l2-cache-5 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; }; =20 die0: soc@200000000 { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; ranges =3D <0x02 0x00000000 0x02 0x00000000 0x4 0x00000000>, <0x05 0x80000000 0x05 0x80000000 0x1 0x80000000>, <0x07 0x00000000 0x07 0x00000000 0xf 0x80000000>, <0x16 0x80000000 0x16 0x80000000 0x5 0x80000000>; - nonposted-mmio; + #address-cells =3D <2>; /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 // filled via templated includes at the end of the file }; =20 die1: soc@2200000000 { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; ranges =3D <0x02 0x00000000 0x22 0x00000000 0x4 0x00000000>, <0x07 0x00000000 0x27 0x00000000 0xf 0x80000000>, <0x16 0x80000000 0x36 0x80000000 0x5 0x80000000>; - nonposted-mmio; + #address-cells =3D <2>; /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 // filled via templated includes at the end of the file }; diff --git a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi b/arch/arm64/bo= ot/dts/apple/t603x-j514-j516.dtsi index 3ac8a2f0723b..c9af6103487a 100644 --- a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi +++ b/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi @@ -25,9 +25,9 @@ aliases { }; =20 chosen { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; =20 stdout-path =3D "serial0"; =20 @@ -50,11 +50,11 @@ led-controller { compatible =3D "pwm-leds"; =20 led-0 { - pwms =3D <&fpwm0 0 40000>; - function =3D LED_FUNCTION_KBD_BACKLIGHT; color =3D ; - max-brightness =3D <255>; default-state =3D "keep"; + function =3D LED_FUNCTION_KBD_BACKLIGHT; + max-brightness =3D <255>; + pwms =3D <&fpwm0 0 40000>; }; }; }; --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fhigh-b4-smtp.messagingengine.com (fhigh-b4-smtp.messagingengine.com [202.12.124.155]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AAE174F55A5; Wed, 9 Sep 2026 10:27:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.155 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949658; cv=none; b=PWdFf1eVyw+0QM3y/P7VsCrWU/GgWgxNyvgI0K58IGCpoupcJoANM4ocnTLf0fp9d+4u/ZXspEFQu7Lq0Q97zzdlGjxiR1Wik3wLgrnaA0copLhxNs1WbhrxJaGo7W9qlR6/FJo948ottXNUDQQfEyRv4SNLEksz0Evzy1tEOFA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949658; c=relaxed/simple; bh=ICP5yuolFbCg6Xo6F8Jja7N+DMmgx2hdCpu+m/Immus=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=un2rkB6BYypQyu4p7QdJ+lzKo/sqr0Ey3oFr5OnOLkyHt1OBXdSEDMrw17t8F7J8FQfo/4yDEruVZj6ei9gt2ah0QVAeEZ0tJcM+vX7V+7iBJvNbNAXswpcoRZisvHEfLoohm8AZ24pA2ALx7jHEbr0vvNIgwitrkK6zpuJze0k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=BPF7+td5; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=OO92CbLq; arc=none smtp.client-ip=202.12.124.155 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="BPF7+td5"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="OO92CbLq" Received: from phl-compute-12.internal (phl-compute-12.internal [10.202.2.52]) by mailfhigh.stl.internal (Postfix) with ESMTP id 88AF57A000F; Wed, 9 Sep 2026 06:27:31 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-12.internal (MEProxy); Wed, 09 Sep 2026 06:27:31 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949651; x=1789036051; bh=nFivQDzihTw9JXzQtDLSekV/1gT4RktT2UYHw4YyHQY=; b= BPF7+td5T6Br3iu81rFFGPcxsfz/v4r3kiuQDRbVND2OuHVtW+S3KlXj7peBlDmG 46pcy4trrxLQqXut7eImObKDGvrmS36nGrZMSbOb26eLICDAue09fKghT2MZt4Dm /zRie+RbtYA1W9f942PnSncypIiVDcbd84HVAD7dbZ+KS+FqlMw+htjdXxMtg45g Nqcz5WISkOts70dLorznLzQE6+eF1nLNZNSJU8ZJSbKtAtoZRymLxN1BojklSFzZ wXnwlu9IS1LAW4wnMp+LgXjBG7uXT5L1tqdPQ/jPnWKD/gHtsw2S9IU7vMXde93K xsf8egXTaY1ph7k79TRMAw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949651; x= 1789036051; bh=nFivQDzihTw9JXzQtDLSekV/1gT4RktT2UYHw4YyHQY=; b=O O92CbLqsiJHnu8IMaE6h7egHO4VGYowqY6c8WCdfuXx9uQDRMZEr0UcXGFuQGxrJ 07jNOGxQaxdbjIcqWR+WTj/zVjPqai/4A4f09/FiyYHx59b3U7zG320yGGkNZ/LT dE2u+FINdKYHptOLToE3poog/DDFayXsWVLBiSLVB9CHmcD6sB+tJR2vP6CyD86V rdBZpk8f/FeSU1vnX7bLmUu+y1NAsUYN8zC7mOZZDnGwxUrpOGGULIvkoIS8RFhi VcsNinS04neu0NXs9I0bIV69g/bjeTbDOemIcw0AcpArG5YoHvDzg1FP4MaZlv3E NhF+KbKrSiNhgNvGoqstQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTFx5WkaY4CDAlu0ZuU0hrQzpafzkGsOaaQGEhoUmSRPpPX76dVLRDYSy3Ff36O28i 2b99czRBR+aM2sP9W0jn3TnWedWS1aurEII+sX65de2uh7zYXOOp/7zyDNqGFAsFsn5G92 BaS0m5e4Kv8PJlU26VdOhZ/DVyTkQd6kagOvbn+jkexDsbD8nNJOHEvi4uQdLIXSeayDWh nMJWoPiW/JuVJBDcDNmg7gGLig4IK9iLSNltxhecCMWDtrvVn5YADCi0ePKsJDVJujcxSN ZZDmN0eLKwvqavAQsRwATwIBAsHaWpd4LLVFp74ef13oKcetFr2d4tMXguUSWmQiXc9ent t2d/iZkytAwwTXGIe/ukg9AyveT42K8fZOMB+3Yw2ULdqZEVQ0Uj+HdzTOPUx/oxrRFdGY 8TdCq+zIgeVNqyINgh7rqkzlSWPE4RteoFJQA/ZLu+KCelilnRHAY1oC0W7hODwlluEGyr RRdzm8ffDuHKAn8KV5M1BJj2F7lz584t+1whauyX9jeEQZ2jIGECvZfGyEzypvzkNh6xD7 35pbu6e/MgZ1I6sdevhPv0kyheV8FGSj4Vv6dnFmjh1Cvg+CUdno7Riu3t8ZIwXMxErBKI 1PtuEiAzZ2/8FQBZSrIeNsKe8YOWakKH79ZTN57ILg4pMMBKl867nnujTqtQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:30 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:06 +0200 Subject: [PATCH 10/13] arm64: dts: apple: t8122: Fix most property-order dt-style-check issues Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-10-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=16479; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=ICP5yuolFbCg6Xo6F8Jja7N+DMmgx2hdCpu+m/Immus=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJpXVX3tent70+lyLyir/xVOiMpPXaQja5r15O910z 70UuZuOHaUsDGJcDLJiiixJ2i87GFbXKMbUPgiDmcPKBDKEgYtTACYiFsTI0Kz4VtEjYsb6jkTm 07lzFqZM2V+xcc6GhdeFphdevNfhMZOR4f7J2zcifwixpRlNYN+zbU4006wLyaGHXx8R+nr1yoR zKTwA X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 t8122-pmgr.dtsi is left unchanged because future additions or modifications will be sparse. Not fixed are | [property-order] property 'd-cache-size' out of canonical order (should s= ort before 'enable-method') for all CPU nodes to keep cache related properties together. A blank line is added before 'd-cache-size' to attenuate this grouping for human consumption. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122-j504.dts | 8 +- arch/arm64/boot/dts/apple/t8122-j613.dts | 8 +- arch/arm64/boot/dts/apple/t8122-j615.dts | 8 +- arch/arm64/boot/dts/apple/t8122-jxxx.dtsi | 4 +- arch/arm64/boot/dts/apple/t8122.dtsi | 158 ++++++++++++++++----------= ---- 5 files changed, 99 insertions(+), 87 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122-j504.dts b/arch/arm64/boot/dts= /apple/t8122-j504.dts index d9e8016e84a2..e60ec3039196 100644 --- a/arch/arm64/boot/dts/apple/t8122-j504.dts +++ b/arch/arm64/boot/dts/apple/t8122-j504.dts @@ -22,12 +22,12 @@ led-controller { compatible =3D "pwm-leds"; =20 led-0 { - pwms =3D <&fpwm1 0 40000>; - label =3D "kbd_backlight"; - function =3D LED_FUNCTION_KBD_BACKLIGHT; color =3D ; - max-brightness =3D <255>; default-state =3D "keep"; + function =3D LED_FUNCTION_KBD_BACKLIGHT; + label =3D "kbd_backlight"; + max-brightness =3D <255>; + pwms =3D <&fpwm1 0 40000>; }; }; }; diff --git a/arch/arm64/boot/dts/apple/t8122-j613.dts b/arch/arm64/boot/dts= /apple/t8122-j613.dts index 127a4c2d8577..40274a983849 100644 --- a/arch/arm64/boot/dts/apple/t8122-j613.dts +++ b/arch/arm64/boot/dts/apple/t8122-j613.dts @@ -21,12 +21,12 @@ led-controller { compatible =3D "pwm-leds"; =20 led-0 { - pwms =3D <&fpwm1 0 40000>; - label =3D "kbd_backlight"; - function =3D LED_FUNCTION_KBD_BACKLIGHT; color =3D ; - max-brightness =3D <255>; default-state =3D "keep"; + function =3D LED_FUNCTION_KBD_BACKLIGHT; + label =3D "kbd_backlight"; + max-brightness =3D <255>; + pwms =3D <&fpwm1 0 40000>; }; }; }; diff --git a/arch/arm64/boot/dts/apple/t8122-j615.dts b/arch/arm64/boot/dts= /apple/t8122-j615.dts index 9ef7791e2f32..61833f6d019b 100644 --- a/arch/arm64/boot/dts/apple/t8122-j615.dts +++ b/arch/arm64/boot/dts/apple/t8122-j615.dts @@ -21,12 +21,12 @@ led-controller { compatible =3D "pwm-leds"; =20 led-0 { - pwms =3D <&fpwm1 0 40000>; - label =3D "kbd_backlight"; - function =3D LED_FUNCTION_KBD_BACKLIGHT; color =3D ; - max-brightness =3D <255>; default-state =3D "keep"; + function =3D LED_FUNCTION_KBD_BACKLIGHT; + label =3D "kbd_backlight"; + max-brightness =3D <255>; + pwms =3D <&fpwm1 0 40000>; }; }; }; diff --git a/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi b/arch/arm64/boot/dt= s/apple/t8122-jxxx.dtsi index b9576e4164a3..2dbdb77d5413 100644 --- a/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi +++ b/arch/arm64/boot/dts/apple/t8122-jxxx.dtsi @@ -15,9 +15,9 @@ aliases { }; =20 chosen { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; =20 stdout-path =3D "serial0"; =20 @@ -32,9 +32,9 @@ framebuffer0: framebuffer@0 { }; =20 reserved-memory { + ranges; #address-cells =3D <2>; #size-cells =3D <2>; - ranges; /* To be filled by loader */ }; =20 diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index cf9cd0781fde..5e79de6fece8 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -70,129 +70,137 @@ core3 { }; =20 cpu_e0: cpu@0 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x0>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e1: cpu@1 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x1>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e2: cpu@2 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x2>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_e3: cpu@3 { - compatible =3D "apple,sawtooth"; device_type =3D "cpu"; + compatible =3D "apple,sawtooth"; reg =3D <0x0 0x3>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_0>; - i-cache-size =3D <0x20000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x10000>; + i-cache-size =3D <0x20000>; + next-level-cache =3D <&l2_cache_0>; }; =20 cpu_p0: cpu@10100 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10100>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p1: cpu@10101 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10101>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p2: cpu@10102 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10102>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 cpu_p3: cpu@10103 { - compatible =3D "apple,everest"; device_type =3D "cpu"; + compatible =3D "apple,everest"; reg =3D <0x0 0x10103>; - enable-method =3D "spin-table"; cpu-release-addr =3D <0 0>; /* To be filled by loader */ - next-level-cache =3D <&l2_cache_1>; - i-cache-size =3D <0x30000>; + enable-method =3D "spin-table"; + d-cache-size =3D <0x20000>; + i-cache-size =3D <0x30000>; + next-level-cache =3D <&l2_cache_1>; }; =20 l2_cache_0: l2-cache-0 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x400000>; + cache-unified; }; =20 l2_cache_1: l2-cache-1 { compatible =3D "cache"; cache-level =3D <2>; - cache-unified; cache-size =3D <0x1000000>; + cache-unified; }; }; =20 soc { compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - nonposted-mmio; + #address-cells =3D <2>; + /* Required to get >32-bit DMA via DARTs */ dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + nonposted-mmio; + #size-cells =3D <2>; =20 i2c0: i2c@2a1010000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa1010000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c0_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c0>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -200,14 +208,14 @@ i2c0: i2c@2a1010000 { i2c1: i2c@2a1014000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa1014000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c1_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c1>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -215,14 +223,14 @@ i2c1: i2c@2a1014000 { i2c2: i2c@2a1018000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa1018000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c2_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c2>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -230,14 +238,14 @@ i2c2: i2c@2a1018000 { i2c3: i2c@2a101c000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa101c000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c3_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c3>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -245,14 +253,14 @@ i2c3: i2c@2a101c000 { i2c4: i2c@2a1020000 { compatible =3D "apple,t8122-i2c", "apple,t8103-i2c"; reg =3D <0x2 0xa1020000 0x0 0x4000>; + #address-cells =3D <0x1>; clocks =3D <&clkref>; interrupt-parent =3D <&aic>; interrupts =3D ; pinctrl-0 =3D <&i2c4_pins>; pinctrl-names =3D "default"; - #address-cells =3D <0x1>; - #size-cells =3D <0x0>; power-domains =3D <&ps_i2c4>; + #size-cells =3D <0x0>; =20 status =3D "disabled"; }; @@ -260,8 +268,8 @@ i2c4: i2c@2a1020000 { fpwm1: pwm@2a1044000 { compatible =3D "apple,t8122-fpwm", "apple,s5l-fpwm"; reg =3D <0x2 0xa1044000 0x0 0x4000>; - power-domains =3D <&ps_fpwm1>; clocks =3D <&clkref>; + power-domains =3D <&ps_fpwm1>; #pwm-cells =3D <2>; =20 status =3D "disabled"; @@ -270,16 +278,16 @@ fpwm1: pwm@2a1044000 { serial0: serial@2a1200000 { compatible =3D "apple,s5l-uart"; reg =3D <0x2 0xa1200000 0x0 0x1000>; - reg-io-width =3D <4>; + clocks =3D <&clkref>, <&clkref>; + clock-names =3D "uart", "clk_uart_baud0"; interrupt-parent =3D <&aic>; interrupts =3D ; /* * TODO: figure out the clocking properly, there may * be a third selectable clock. */ - clocks =3D <&clkref>, <&clkref>; - clock-names =3D "uart", "clk_uart_baud0"; power-domains =3D <&ps_uart0>; + reg-io-width =3D <4>; =20 status =3D "disabled"; }; @@ -287,15 +295,13 @@ serial0: serial@2a1200000 { pinctrl_ap: pinctrl@2c7100000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xc7100000 0x0 0x100000>; - power-domains =3D <&ps_gpio>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_ap 0 0 224>; - apple,npins =3D <224>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -305,6 +311,9 @@ pinctrl_ap: pinctrl@2c7100000 { , ; =20 + power-domains =3D <&ps_gpio>; + apple,npins =3D <224>; + i2c0_pins: i2c0-pins { pinmux =3D , ; @@ -333,30 +342,30 @@ i2c4_pins: i2c4-pins { =20 pmgr: power-management@2d0700000 { compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x2 0xd0700000 0 0x14000>; #address-cells =3D <1>; #size-cells =3D <1>; - reg =3D <0x2 0xd0700000 0 0x14000>; /* child nodes are added in t8122-pmgr.dtsi */ }; =20 aic: interrupt-controller@2d1000000 { compatible =3D "apple,t8122-aic3"; - #interrupt-cells =3D <3>; - interrupt-controller; reg =3D <0x2 0xd1000000 0x0 0x184000>, <0x2 0xd1040000 0x0 0x4>; reg-names =3D "core", "event"; + #interrupt-cells =3D <3>; + interrupt-controller; power-domains =3D <&ps_aic>; =20 affinities { e-core-pmu-affinity { - apple,fiq-index =3D ; cpus =3D <&cpu_e0 &cpu_e1 &cpu_e2 &cpu_e3>; + apple,fiq-index =3D ; }; =20 p-core-pmu-affinity { - apple,fiq-index =3D ; cpus =3D <&cpu_p0 &cpu_p1 &cpu_p2 &cpu_p3>; + apple,fiq-index =3D ; }; }; }; @@ -364,15 +373,13 @@ p-core-pmu-affinity { pinctrl_nub: pinctrl@2e41f0000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xe41f0000 0x0 0x4000>; - power-domains =3D <&ps_nub_gpio>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_nub 0 0 32>; - apple,npins =3D <32>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -381,13 +388,16 @@ pinctrl_nub: pinctrl@2e41f0000 { , , ; + + power-domains =3D <&ps_nub_gpio>; + apple,npins =3D <32>; }; =20 pmgr_mini: power-management@2e4280000 { compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + reg =3D <0x2 0xe4280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; - reg =3D <0x2 0xe4280000 0 0x4000>; /* child nodes are added in t8122-pmgr.dtsi */ }; =20 @@ -403,13 +413,12 @@ pinctrl_smc: pinctrl@2ec820000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xec820000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_smc 0 0 18>; - apple,npins =3D <18>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -418,19 +427,20 @@ pinctrl_smc: pinctrl@2ec820000 { , , ; + + apple,npins =3D <18>; }; =20 pinctrl_aop: pinctrl@2f4824000 { compatible =3D "apple,t8122-pinctrl", "apple,t8103-pinctrl"; reg =3D <0x2 0xf4824000 0x0 0x4000>; =20 - gpio-controller; #gpio-cells =3D <2>; + gpio-controller; gpio-ranges =3D <&pinctrl_aop 0 0 54>; - apple,npins =3D <54>; =20 - interrupt-controller; #interrupt-cells =3D <2>; + interrupt-controller; interrupt-parent =3D <&aic>; interrupts =3D , , @@ -439,17 +449,19 @@ pinctrl_aop: pinctrl@2f4824000 { , , ; + + apple,npins =3D <54>; }; }; =20 timer { compatible =3D "arm,armv8-timer"; interrupt-parent =3D <&aic>; - interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; interrupts =3D , , , ; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; }; }; =20 --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fout-b8-smtp.messagingengine.com (fout-b8-smtp.messagingengine.com [202.12.124.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B35904B0492; Wed, 9 Sep 2026 10:27:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949657; cv=none; b=AAQftRZJ3B0aXzOgZfHLeue+Avpu4xgyzVOh3j0RrhAS1tSUeLgU4baWMHqo0Z0sUn3JiaNgavlDCKR3CsjJ3LKmaTzQO3kcn+bqAmA0/N+mf279SGus6gNT/L4x8NOMoekEK6kXHbhT3oOqdJKdwfEH3o1+7zstPH3oHFN25jw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949657; c=relaxed/simple; bh=ZYi3ds7um4jbfI8F97PWxe2n/cHfW8BQaw1H/6YJCyY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=uwZWGxvn9p2g4ywOk7wGt1jfWMDbRvt2ZbAS6sINaV6EZn3eSHBFt0RcMp8t3HXxnC9DYtvNlNGMIxh9mCOb8nSy9uxiYULtaVROThDrFtNjgZ2ocP/PPJrz/bV6BM3d88Lj9S270fNcdu3okssqW3QxpTRzC4qathGWGYoo/5s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=pMbm41eL; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=sOP2yPBC; arc=none smtp.client-ip=202.12.124.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="pMbm41eL"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="sOP2yPBC" Received: from phl-compute-05.internal (phl-compute-05.internal [10.202.2.45]) by mailfout.stl.internal (Postfix) with ESMTP id 978311D00089; Wed, 9 Sep 2026 06:27:33 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-05.internal (MEProxy); Wed, 09 Sep 2026 06:27:33 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949653; x=1789036053; bh=WRAfoNJnV/FXYtma8sgiRLfOSsyrmnj+IEspkpPkyMM=; b= pMbm41eLkONXLNUxB34upW8UVx14wrFEQ3CZH4hXjIupZnYJjremvJikqeE3xm+s VdlOWXlb3uJ8T/twf5DMmZrZ0mwcn9ljlu0bz2PMyru7sI4NWb9NWuGqKXQCy1e/ wn26zIPHFoV5QG5QKs0DS0yxstXRuY2jyNe0gXlycOX8vYoKf9YucM3L4KFYrL5W ERQKcSZE9khe/1POjwaaHF0CqjD9XHSBqzr8GkuznPt59ytBzVwtKCWbSV/8NpeZ uLtHDeXxgMHGQuP0eWTRe303SzdZAbkzrUct9xJ4AvjFUIpSj6a7MnPvl9NYKLZ2 mbL2oa5oscHL9bGmglWThw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949653; x= 1789036053; bh=WRAfoNJnV/FXYtma8sgiRLfOSsyrmnj+IEspkpPkyMM=; b=s OP2yPBCREi4ZWPurvsr0kaUB1u0I+dLTziXP8WvTrUjkOajYBCf3O8PrhT6Glob9 7kmUXkdNcQFUO3dlF92bbf/G5GwRCBDjObwIqJ4HjZQCgiucLJsks/DWh4kab1nC 5Wq/iy4GGZnfrGYqWqWUpmbMN4rMug/PHNW6dhGAiyX5eWPrG6FaEC2gsa0bKmwg FPXQzNl9zOYN3YmjGBLGlwA/qykSHuoZvXX4vKr+Czeo0cxNvCG1RFXuGiZQ0H5w FaEeMxFXp6shFGbqiJQIOCjiFHS55di0nAiaC6KIuwF50IbNuuz87GIWQTcXFEd2 891db3HqWlIRHkemkaTEA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGrfMJS/BPnzvFtxFWH7T2NvqB5iRSUYFltsQYoqh91AcAlEZdgxuHZyrYLq3kEOk j5wvhkqN1OKl91HrWXzjjavcMXmgvEWC1tfNMr6YyuWRD6//RUDkmVO3/ATEajCWyfZedL 8sHEPefu4TqdYPDdk53dU84dTpDQmvitB4Jd8BhRBQx2FhHfLph5+6E9Uyo985vYlfK3rV DNGLSCjFuasa5/IY8K3MZyQs8cwzlsSAXH1aJt2liMZr6UglJb7lvyAF9z6AbPEzIyhVzl HRoRmsqTYvRh/nPj5OrrpEMagZdYAssoR8SKXOADJ0/HyjV/ybNJdeD0QwSSZATBimrjpI UCKcJmItRe2NjpHiMUv5a523SN99uxtg6qT/HovKVcWqwmkUptyUKroXMczHil9kEVFS7e vFr19Sr1TuA2YJIXEnSgmwErnChntS5z/NVxu35/TVgENcjRuGhTEVOEYpeVcZ9hCQwmWI QRmcrix2sUa5YbBB8KJaWyvn87t2XOEpAiY7Drs1iy+Sahe0KV/YBK96MoqDHwv8ZEvbeB OD7hp9a2oyyM2sEtqowfYqCdWyXwLXhX/v+e1xQIIlkyqM4PvG67RUEKsUH1dvNppiOrxq 3/IBOpd7iBnaux568QDkApEehM/fMttjjsHxJTnqzBsyokpxNr16RVRDyM3Q X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:32 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:07 +0200 Subject: [PATCH 11/13] arm64: dts: apple: t6032-j575d: Remove unused "framebuffer0" label Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-11-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=809; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=ZYi3ds7um4jbfI8F97PWxe2n/cHfW8BQaw1H/6YJCyY=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJlX3Dk43y3gQc2uur2HV/ZLf/7UTr0wy6tjk8iNf9 Yrt0UNnO0pZGMS4GGTFFFmStF92MKyuUYypfRAGM4eVCWQIAxenAEwkeDHDP83yqmZZw2lCfY0y iYGyq5v+npibK/D5a0tf/r6yqvzpaxj+GRh0hWRHfRNcnTffUHpVKX/xqtqHfNN3TV1fVGw30YW PHwA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes "[unused-labels] label 'framebuffer0' defined but never &-referenced" dt-style-check strict mode warning. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6032-j575d.dts | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/apple/t6032-j575d.dts b/arch/arm64/boot/dt= s/apple/t6032-j575d.dts index 1c4a0fc9bd6f..e83fdb5d8c86 100644 --- a/arch/arm64/boot/dts/apple/t6032-j575d.dts +++ b/arch/arm64/boot/dts/apple/t6032-j575d.dts @@ -26,7 +26,7 @@ chosen { =20 stdout-path =3D "serial0"; =20 - framebuffer0: framebuffer@0 { + framebuffer@0 { compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fout-b8-smtp.messagingengine.com (fout-b8-smtp.messagingengine.com [202.12.124.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 94429513559; Wed, 9 Sep 2026 10:27:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949658; cv=none; b=GOTQ84/1WUiFTlDn+p780rZm7ZPkanqxEiUjEsv1DEyUI9CxKNatpoxrdFX6+NGe8WGp23uKOc8Eq40NxsGqtbw5b0OUGjYpQseZBjzD55/CDJiJNO0QKLkc07bspBlUn7bFN+rToAenNO8RYJ13QnsJpxmOfYd81IHvHn9ptoU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949658; c=relaxed/simple; bh=yjn/G3wEA0fw6JqZtQhagPJ8LmTFCDm+FwVnt48kvyY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lcRs1j9qZuNBlx+46gwz6m6qGPQAvTVlWEv/uzLPX6xxT1fV87fSjjCWh/ODIeywgK5IMk9Bq0Nyz5Of9lk3Kj05FxM1iT2y78EEw8KZ0+eQegLQTo78cRfa4lOfZ0RDTdh3CnbWccTOdnQkv42O/2oznHra9Cajpk+SVngbqQc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=JfF1aVzS; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=lKhQagW1; arc=none smtp.client-ip=202.12.124.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="JfF1aVzS"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="lKhQagW1" Received: from phl-compute-05.internal (phl-compute-05.internal [10.202.2.45]) by mailfout.stl.internal (Postfix) with ESMTP id B192A1D00064; Wed, 9 Sep 2026 06:27:35 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-05.internal (MEProxy); Wed, 09 Sep 2026 06:27:35 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949655; x=1789036055; bh=/w1oCkQcRWXMi2CYKucfh4TOLTgbMkWF0DDIoShrD2s=; b= JfF1aVzSFRUyfkEdcLcmBdQcU4sKh2zDOxU5zHJa91i9en4ciRAv3lS8dAfMPGe+ dBK2IDWUkF+tvXSl3BlW8/oZ8pcaHE2VQT84DHYSXm0aJ6Yrih11GstcSjaj75Cf BGUtRl6Db8Ni+bhUtF6mwDwNR7W+dEHLcQnU0NYeiQgxkKX0NIyssp9LkOGDP214 ZDAIavqAIGdaYPZhuGWB2Ybph5lxtyf3CFReYTNzpjCohTkEyh5Vjfw8OOwErZQ3 5/gBF6KcQoogtjg0YyYlzlA3xE2lQ69z9urcIbss1DctlOP/h36suSKIxwpVImmF F3Ne2rgJ87QedFT+NVnQyA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949655; x= 1789036055; bh=/w1oCkQcRWXMi2CYKucfh4TOLTgbMkWF0DDIoShrD2s=; b=l KhQagW1+EbNzZ6ow8n7y1/N+Y2SqcR6RXE9UVV0Q0J3rn1nys1gnzWZ01RdB39K3 Z/oIKCiVn3/R5qwaJZIk0Sa2Z+Qy/NGb7eTdeAYZlXNwTop5K2F2zFSjtRNSLJOx t9ldvvc73HY3DTF/Hw7xLvExyNLnQeCroFGYC6uFl6np2ow7xbDQ+2L0w+3du90L kZ3q66YAamU0UGNWpXiI29xqAHp6VetLRXxTi9Zi82xocLndW/o97fB2h1jcUS45 pWs0KXMeUZCNqmllyFf6k2k18Uo3zL40eAgTn1lS1RDVknBzQZtC+0Gj3N2tT+aL bESADn2sTSj0eNFmFmWMg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGrfMJS/BPnzvFtxFWH7T2NvqB5iRSUYFltsQYoqh91AcAlEZdgxuHZyrYLq3kEOk j5wvhkqN1OKl91HrWXzjjavcMXmgvEWC1tfNMr6YyuWRD6//RUDkmVO3/ATEajCWyfZedL 8sHEPefu4TqdYPDdk53dU84dTpDQmvitB4Jd8BhRBQx2FhHfLph5+6E9Uyo985vYlfK3rV DNGLSCjFuasa5/IY8K3MZyQs8cwzlsSAXH1aJt2liMZr6UglJb7lvyAF9z6AbPEzIyhVzl HRoRmsqTYvRh/nPj5OrrpEMagZdYAssoR8SKXOADJ0/HyjV/ybNJdeD0QwSSZATBimrjWP CUXgzgCWpnd3GsRBvlB2wgj7rM6BftCQE/RG6+x8qPtfcbh5j+zbu5djPaHSITtzYhWs44 StzdXpjxTWhkcC9wbWGkwgcLXEt/gbH3JfAJj100bsqaA1WGMzpwB4W58Z7IfwpfIDjTUO ebLwkbwjZWOmAapcAChAgWkfCoCnzQlm9RWcB9yfudM6jSpPiqqdfbujD/I3UKAq9rBydD xZhJ83xRqSsKXEvTlqCNK3HekFuZECaHbBDz+r2pxSXJDXsd/fX0xRw5JVLGBWs5VxQ5mc qOeIPLfaQeeO1QWgXuIwJvqI01ibpwlVJRWQXWN77d5hZ2ka/WqR91tntTiw X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:35 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:08 +0200 Subject: [PATCH 12/13] arm64: dts: apple: t603x: Break overly long lines Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-12-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4678; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=yjn/G3wEA0fw6JqZtQhagPJ8LmTFCDm+FwVnt48kvyY=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJlXLVX049xWaSb6Uz7IR5vVuSzC2kfWfJvnj4X6ld U1aH9w6SlkYxLgYZMUUWZK0X3YwrK5RjKl9EAYzh5UJZAgDF6cAXOQpI8Od/F075yY/qr31Ycab Ot3KV7+vmdR/qd9751KQkdOTGzJCDP/0U0siA/yW6B+4efb2o23RM4MPb60zn3OoJfvbNM/GMkM 2AA== X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes "[line-length] line exceeds 80 columns (N)" dt-style-check issue with N > 84. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t6030.dtsi | 9 ++++++--- arch/arm64/boot/dts/apple/t6031-dieX.dtsi | 12 ++++++++---- arch/arm64/boot/dts/apple/t6032-j575d.dts | 3 ++- arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi | 3 ++- 4 files changed, 18 insertions(+), 9 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t6030.dtsi b/arch/arm64/boot/dts/app= le/t6030.dtsi index 71b75a59f695..524e532830e2 100644 --- a/arch/arm64/boot/dts/apple/t6030.dtsi +++ b/arch/arm64/boot/dts/apple/t6030.dtsi @@ -372,7 +372,8 @@ serial0: serial@289200000 { }; =20 pmgr_gfx: power-management@290e80000 { - compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0x90e80000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -433,7 +434,8 @@ i2c8_pins: i2c8-pins { }; =20 pmgr: power-management@350700000 { - compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x3 0x50700000 0 0x14000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -474,7 +476,8 @@ pinctrl_nub: pinctrl@3641f0000 { }; =20 pmgr_mini: power-management@364280000 { - compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x3 0x64280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; diff --git a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi b/arch/arm64/boot/dt= s/apple/t6031-dieX.dtsi index bd73d691f0d8..1624651c1d92 100644 --- a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi +++ b/arch/arm64/boot/dts/apple/t6031-dieX.dtsi @@ -8,14 +8,16 @@ =20 &SOC_NODE { DIE_NODE(pmgr): power-management@292280000 { - compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0x92280000 0 0xc000>; #address-cells =3D <1>; #size-cells =3D <1>; }; =20 DIE_NODE(pmgr1): power-management@292800000 { - compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0x92800000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -45,7 +47,8 @@ DIE_NODE(pinctrl_nub): pinctrl@2a01f0000 { }; =20 DIE_NODE(pmgr_mini): power-management@2a0280000 { - compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0xa0280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -99,7 +102,8 @@ DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { }; =20 DIE_NODE(pmgr_gfx): power-management@408e80000 { - compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x4 0x8e80000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; diff --git a/arch/arm64/boot/dts/apple/t6032-j575d.dts b/arch/arm64/boot/dt= s/apple/t6032-j575d.dts index e83fdb5d8c86..12991546d4bb 100644 --- a/arch/arm64/boot/dts/apple/t6032-j575d.dts +++ b/arch/arm64/boot/dts/apple/t6032-j575d.dts @@ -27,7 +27,8 @@ chosen { stdout-path =3D "serial0"; =20 framebuffer@0 { - compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; + compatible =3D "apple,simple-framebuffer", + "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ power-domains =3D <&ps_dispext0_cpu>; diff --git a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi b/arch/arm64/bo= ot/dts/apple/t603x-j514-j516.dtsi index c9af6103487a..bbee373044f9 100644 --- a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi +++ b/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi @@ -32,7 +32,8 @@ chosen { stdout-path =3D "serial0"; =20 framebuffer0: framebuffer@0 { - compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; + compatible =3D "apple,simple-framebuffer", + "simple-framebuffer"; reg =3D <0 0 0 0>; /* To be filled by loader */ /* Format properties will be added by loader */ power-domains =3D <&ps_disp_fe>; --=20 2.55.0 From nobody Fri Sep 25 19:21:49 2026 Received: from fout-b8-smtp.messagingengine.com (fout-b8-smtp.messagingengine.com [202.12.124.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C988651A72F; Wed, 9 Sep 2026 10:27:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949660; cv=none; b=d5nLzt5JIOiZ1H1U9wihPpaGX03PQFy0EqqAZ2y8ZLajhGcZOs1x+AYSf0nyiCM67xSZPGtvdOraqBUbvZXWOGP5LFApUuEmcvkTRONYAbOWCdUHtuuYykkNlmj5bBmPdVvvcVJFc4FxT/of7twOWazYBWlmJj+hX0XDzDFS7qQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788949660; c=relaxed/simple; bh=MrCR3BmWhzwr+YcFGXbLhtspoY+ApeHuFbWI/IZkWCg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AgjEat0hk6M6wjxjvMVm97aai0AvDflAcAXXGBWLOZOrwqIA9fvavmLo9LjmrKNntVqpCbAPm06xz9eFsZfbO11S6JKCrTlxjuatiwyRsF/S92ZHbfIYetP/C8Jhj+xSkfC1LMtM50S+YJz2EWqHq92WfYHJEiZ/ZF4Qzsc3MlU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=HHHtG6b0; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=I1Ml7Jn8; arc=none smtp.client-ip=202.12.124.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="HHHtG6b0"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="I1Ml7Jn8" Received: from phl-compute-06.internal (phl-compute-06.internal [10.202.2.46]) by mailfout.stl.internal (Postfix) with ESMTP id 096F41D00081; Wed, 9 Sep 2026 06:27:38 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-06.internal (MEProxy); Wed, 09 Sep 2026 06:27:38 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1788949657; x=1789036057; bh=FVuSuDkbcLo2nrL7c49vzKSJxK5juVwpJ9vjvZLXfyA=; b= HHHtG6b0tgBzYWbizNpgD4ao7lbS2z4NxR4emVazjm9tP0lorj251H6bD2Zj9tax tdPVNX+cNgnKd5r2zp/mxBCC/PJ86HetxLyucpQKSO0e9Y/Vwd4Briuhn2Ohe8qZ HaYr7xrtKaMbsJgbAn4pqCxiQPtLeF8sQ6wWHc013+mhJ/2ijWUqAtkn7c+0ZxNR CMCisOmt7YV8Cp0Rr3clWOV+PHwaVddlmPQLgmYfhaVglgUWfNnOCZ+e1twdFM2d uktEtnCW2NTcHUkPTTCZG5tn662wsSMtoKvxhZ6uQwBYuIR+vd2mvV55Cg0r6ZV9 cTpHW6yfyykQH2EUEUGz5A== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1788949657; x= 1789036057; bh=FVuSuDkbcLo2nrL7c49vzKSJxK5juVwpJ9vjvZLXfyA=; b=I 1Ml7Jn80AZFHh/XYSnriIlhP1e/vXZsA8cocM76ygFpt/xdRmgWZv3vELQcEKSSf zIDQ5bgyEh15crEIlLqVwnaah5GHLjCqW2bNlJ4UCqyy4i1HDWeVOrw9FAL3pSIZ mecgPzw7HFD+alZWluKsCK0fSiGU01a19ozE4pM0CkO2bjHmgLKfe5rmeJD+XLjO jHM2igAG3RUie4l6fn4LIHUOLgxwTid88MthCH2mYdrIqySIAK5EDBU92Uwr25EF +7Eej7URnHn0j1jsvpWD+d0XjMCfmzgu6mWggtvlJiqZTh0xRKdIKYhZLPvOKZEm 1ivKuyr41Bt1lxYeMx2zg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTESry9O/DPGKe0VZV6GxKkpthVVgrSgQusifTMlX7/k4FmmR6JoX50yJgJEvkYX2z CHfDcHGOklHamKt0x434he/uqWpXBqTGuHAQccODIQsInwl4DARBkTt78fIMraLs1+mpmI gK3HK4DF3fMdJIkGYwWoIlL7b0TcU88RezOQk6aH2u2DUkvIm376c4Gcng6HKagr2g/4oy o6pMOtYyvZCZxjwOi28nN5RZFIsXR9v+DDcXlt0VuM//1gcusssrXm8JsyhzugG4ZlPwTF GO8UZJEkbKavlsZDolduW0Y35QI6ft+zZ538PCvD4tvmP6zy2twexC+T6jns9oe9fFkMan LtrMEgppTnS6KijZ6XYpnG5fpqRlFKdtgeoTFUQxUMQ1IDY9rygpxnH6RYxG257yaiiDdy 8/gLO4GEVw3DLKRMn/ihnIJLmNls0O7WVqSoU5ZB5zCqj0yfG5GolDafSmTh/8m/U7ySJ2 dxzvGYfCcqDGfnBYRDToy/69kfVDHSN1mYltRZ+nKZbG5pJmIQX2ygqtlOgtK20JARoUmB UDt2Xif/gtpMPQXhE28UXfl5RNmR1Vff+8GiR+06eurjqTOa9W4xgfqxt/2Cq4Q2nachyV 1PjThDUHkkDXRWj/Undhh3SOytzSWNCMFVu47VAuE0KmQjR4IVzYiI3QmICQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 9 Sep 2026 06:27:37 -0400 (EDT) From: Janne Grunau Date: Wed, 09 Sep 2026 12:27:09 +0200 Subject: [PATCH 13/13] arm64: dts: apple: t8122: Break overly long lines Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260909-apple-dts-m3-dt-style-check-v1-13-4c546e2d9d51@jannau.net> References: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> In-Reply-To: <20260909-apple-dts-m3-dt-style-check-v1-0-4c546e2d9d51@jannau.net> To: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Janne Grunau X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1203; i=j@jannau.net; s=yk2025; h=from:subject:message-id; bh=MrCR3BmWhzwr+YcFGXbLhtspoY+ApeHuFbWI/IZkWCg=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqyFJlXzpFLuez1wOnhzwiyn55OSds5hZ/xyLPjt6SdTb kx4+1U+uaOUhUGMi0FWTJElSftlB8PqGsWY2gdhMHNYmUCGMHBxCsBEYswZ/lkpLeGT1nJiWL+4 Mnzq0rm8M65/2K1/O06w7pe+F59JugEjw0rBV9otJvY8/uaxvf05pk5zZ7y2PnC5+jnntOgDLe6 6bAA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Fixes "[line-length] line exceeds 80 columns (N)" dt-style-check issue with N > 84. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/t8122.dtsi | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/apple/t8122.dtsi b/arch/arm64/boot/dts/app= le/t8122.dtsi index 5e79de6fece8..1b4a67172332 100644 --- a/arch/arm64/boot/dts/apple/t8122.dtsi +++ b/arch/arm64/boot/dts/apple/t8122.dtsi @@ -341,7 +341,8 @@ i2c4_pins: i2c4-pins { }; =20 pmgr: power-management@2d0700000 { - compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0xd0700000 0 0x14000>; #address-cells =3D <1>; #size-cells =3D <1>; @@ -394,7 +395,8 @@ pinctrl_nub: pinctrl@2e41f0000 { }; =20 pmgr_mini: power-management@2e4280000 { - compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + compatible =3D "apple,t8122-pmgr", "apple,t8103-pmgr", + "syscon", "simple-mfd"; reg =3D <0x2 0xe4280000 0 0x4000>; #address-cells =3D <1>; #size-cells =3D <1>; --=20 2.55.0