From nobody Sat Sep 26 05:30:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF8003E715E for ; Fri, 4 Sep 2026 08:16:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509807; cv=none; b=L9ySFUH0a51L8mKlU6dBG/7ZLQ5d8NYeNRePXpn/Pn1EyTBcTzxh2A7L/aMx4/3cgCetBH7ebtmYMO8D82rPo8Y7PN2rpHKhM3Ge4AllXO36U1LnC3vd17ljHXd0NWR+asm5kMWOX9iUc2evsb4fRwbgyHrJrM80G2iU1HdtCZc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509807; c=relaxed/simple; bh=2mcwh6kT1OVktFYzmntH+RYp6D3tw5MVmGrPRlWq8w0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Dpyjj30oVICVuw86mCbfYzDUOLb8b1Y0MI8V8muLCJV6wxo7nKcKELOMlqkcVLDv97Lf5XKxuvdsKrwf4eU3LhOmXWLMC9yfwRfOrTH1Ah1CbPnxr3mPkRQFMxNi7gR4Ilz3OwCJxIbEOdI6A8Ir3laBgBO3nf7lMY83f3CCVrw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=JUEVGjCR; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PmmhRzhT; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="JUEVGjCR"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PmmhRzhT" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6847mpSg2292482 for ; Fri, 4 Sep 2026 08:16:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=3oyZtqI7dPk 8iSJShTo1h4DtAR4baOVpD9tDb+HCj80=; b=JUEVGjCRxWk96z9HM7JsBu9grLQ z4mEk3PaYiteadHLhLZu4Ps93xOpInZ7pfHM5f3OLQb8iH44p8eiE1hBy502/4Pi Q6ym/TjQ6zuU/c7o5NQjPnNSadmWSvGlEivbWz5rZ0UB7JI1N345sBToA97e2E9j ucSFByXLhfhRKXkcUlX53/WutQYNM08Y5IbwQS70TTIWM/ky4lOOMxffOK4BkbAG GLxp31uV5yx0u0YXbJOxq35Yotcc7q/01NLPWtlo4fc8UXKQ21tzhYJNrCpgieRF lEpS6LXF+neEnsYD8Cx8At70jjm0evUwts/R7wM6OXVviJKIR6Uj85bJdKg== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gfdyp2q19-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 04 Sep 2026 08:16:43 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-398dcfabbf8so1792943a91.0 for ; Fri, 04 Sep 2026 01:16:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788509802; x=1789114602; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=3oyZtqI7dPk8iSJShTo1h4DtAR4baOVpD9tDb+HCj80=; b=PmmhRzhTpy/iJ1d0cJTeJ7USkxfeY5JfYAVyH2Qnd0BUN0tVUN4wDYHb1XHkONMtvo GhgejKfK+Uaac19TWxoyJz5gB6vk9qG/MTVJ9SPbjxCMGn+xTaWGyqqU6dlKsuOWMaQw Zx61ELvcNfPbun66aAOZVg1TrapIIeuoFvHM21fgSMTdH5vOPhffDhZxY7a7oXTomRga 5/+vlYnX4FhKSyOnHqLZIsZ3yoybNfLj/HZ/6FulXBu9geWXn0v5btrjCeFvGUdjHtb7 /RlZKTmvNXNN+RecTOibU6z9JZXnRfJPu2yzqiGQuqyBMM+MlNxsSp8slOE/lpiPRA+W emmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788509802; x=1789114602; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=3oyZtqI7dPk8iSJShTo1h4DtAR4baOVpD9tDb+HCj80=; b=B48KpxuHn2fHhf+J4xrMpQFBodj8myBUZQxqLObzweA6DLwrZgqtXrpiEE9BsatR38 gBi4xym81Fhvv0Kpq0vfSqO7ts1ld0JM+C2PUhdzuHPMT9UAk5Dqm54sDbOBaEzM9rf+ RnO3ccNYlw+stR7Y/GfJ8yZTuBIAXlsMY7ocoGZgMkdXw/gkJaR9JLM/PWPFmrIX8UI1 l/KiTutbjEt4ZLd63tRc1lB3mbEHbr7pblOG3pwJDSdE4mZQ4eCEoRUuw/n2j/qNfUhw xQLOehPWPBtgFXh3DLTHYtQEGU7EGZAs/kcmK9Fm7qc/uiyGHIF/6Mt8N91wrEumMH48 Z3+g== X-Forwarded-Encrypted: i=1; AKwUvBwhGYo5mxpnPnHlLo/zgHEQDezI27Z+9E0YOWIavqfwvqLs7lqGc+b40GnMTnp2kvg8rfFBxoYuZCAkAo4=@vger.kernel.org X-Gm-Message-State: AFuF++knbDWb1d8TcLYiDrEW3AeeHbpUvfJ/7wjb7dFYnyZNo39/dq/c /P7fK4xE32NxPCdH4/e7xgfAb7XAeEiu5xoZFEVQfrtAFCcUzYFgc4VE5g5ZpPBU6ceZi6Temlw azl7r043tCN9RGArxKk0sa/FkSIcufKQnSc0HVIJOlYLRAjzCzzljyLiQC6sKF9iMCIE= X-Gm-Gg: AYBFou1PjO/m41s6Ao9ATTFelSDdnWN2AEHNvC50XnOcnwLWdB4zixttK7fUN8q2YIL 7t32YncOUUBYsz4f2yySwhhPXoVsocdaOV2gsjJYCX0nHI/HzZLCO/guFTb5YkqzLC0FWrS4Dl8 y9/RX3U1837CmjiUgXOWdQLNmgBLM57g6lrRbjfcnwjKuc+LJ++E6Ki/627iIghMxogCqElwOoq ZC5O6yug36RCl6LdOFtZ8prLhLaN3vcevNBAhQGX7S0Ae1NSWhHQczZ/67DWUVw+iNaGlwV+daz pDmO6mk8y5FL5onMvPVN830mB0N5yasysvX6N72tGg3lzuTq3nWMf670HLCcJ+gIRVcR6roZbpb sP9KFju8URgMcruJwZnbsQ23AfIVUyQYnrAJ9BHm9RsAgS8/qb4Ew9IIlrjk/ X-Received: by 2002:a17:90b:5344:b0:38e:4f41:83df with SMTP id 98e67ed59e1d1-39b261e0f14mr7467989a91.15.1788509802028; Fri, 04 Sep 2026 01:16:42 -0700 (PDT) X-Received: by 2002:a17:90b:5344:b0:38e:4f41:83df with SMTP id 98e67ed59e1d1-39b261e0f14mr7467912a91.15.1788509801354; Fri, 04 Sep 2026 01:16:41 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3339a534df1sm5466648eec.7.2026.09.04.01.16.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Sep 2026 01:16:41 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo , Konrad Dybcio Subject: [PATCH v2 1/6] arm64: dts: qcom: nord: Add support for ADSP and CDSPs Date: Fri, 4 Sep 2026 16:16:14 +0800 Message-ID: <20260904081619.593602-2-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> References: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: bKVnpEt9ZtpjYKVCWJq2ZjFlh-7jxJZf X-Proofpoint-GUID: bKVnpEt9ZtpjYKVCWJq2ZjFlh-7jxJZf X-Authority-Analysis: v=2.4 cv=Q5XiJY2a c=1 sm=1 tr=0 ts=6a9a7e6b cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=AlwbD0bXu83CP_5m_z0A:9 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX7imOkgppQrRD xHx2GvpNpS8YpK1f99Y5r6mwAQMBj14MQGVd1ixTejDl1D1hN6KM7bTE9tVRInkDN6JFl8EbN9G JCcG0vDB3QW4tqWw7M50xjC90hi09B7BASNpCBWmjMMNAYdO/4rMW3pZyY0Ny475IPXi69s32on X11rdbNFuYtKAnP5nbrsezhjP7lT8Q9pYhrBZ2X3/V3f85CBsdh8c6FjZPBonNReDP28JMLupAV 838xgOn+XNMcWcDtFDLj6vDxu116S99qxM/aQxAuT7mtA+gcnYRp8iG97E4EGv/oIlFP/NrXi1b XAZ+caYStblkO1DAb9Rmvjmn4m82YRRBjW/UoGkaRbNcZXP1fzXvQVA3p0rVMTD3NtouQpyQ1pY khl2SLiWAQo3U+XFtEEBEyzpMtwzFXSGqPtWCbHyPDsjxALL/ZGri9FlDnyvzZmGbOu7qvF5r91 tpRSCyoYzSoJ/g19CEA== X-Proofpoint-Spam-Info: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX434MUM+9GMrv lDWM7Z8U0+SXiRtTvUHYmMV/MlBwtGEmzlhz3AIvb5Lap2g8CmSZr2HD7vV6KgWQ07MLLkillsb S/UOMk1p+Tqrep0iQj3w0mUScK0C/vM= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-04_02,2026-09-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 clxscore=1015 impostorscore=0 adultscore=0 bulkscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2609040075 Content-Type: text/plain; charset="utf-8" Add device tree nodes to support ADSP (HPASS DSP) and CDSPs remoteproc on Nord SoC. This includes: - SMEM memory reservation used by the inter-processor communication infrastructure - IPCC mailbox controller for inter-processor signalling - AOSS QMP node for load state power management - SMP2P nodes providing stop control and fault/crash interrupt signals - Remoteproc nodes with a GLINK edge and FastRPC compute contexts for userspace offload The embedded variant specific power domains, XO clock, and interconnect paths are filled in nord-embedded.dtsi. Reviewed-by: Konrad Dybcio Signed-off-by: Shawn Guo --- arch/arm64/boot/dts/qcom/nord-embedded.dtsi | 63 ++ arch/arm64/boot/dts/qcom/nord-ipcc.h | 144 ++++ arch/arm64/boot/dts/qcom/nord.dtsi | 884 ++++++++++++++++++++ 3 files changed, 1091 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/nord-ipcc.h diff --git a/arch/arm64/boot/dts/qcom/nord-embedded.dtsi b/arch/arm64/boot/= dts/qcom/nord-embedded.dtsi index 1a2f61a2c952..a03ee16c9cff 100644 --- a/arch/arm64/boot/dts/qcom/nord-embedded.dtsi +++ b/arch/arm64/boot/dts/qcom/nord-embedded.dtsi @@ -363,6 +363,69 @@ &qupv3_2 { "s-ahb"; }; =20 +&remoteproc_adsp { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&hpass_ag_noc MASTER_HPASS_PROC_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_MX>; + power-domain-names =3D "cx", + "mx"; +}; + +&remoteproc_cdsp0 { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&nsp_data_noc_0 MASTER_NSP0_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_NMXC>, + <&rpmhpd RPMHPD_NSP0>; + power-domain-names =3D "cx", + "mx", + "nsp"; +}; + +&remoteproc_cdsp1 { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&nsp_data_noc_1 MASTER_NSP1_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_NMXC>, + <&rpmhpd RPMHPD_NSP1>; + power-domain-names =3D "cx", + "mx", + "nsp"; +}; + +&remoteproc_cdsp2 { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&nsp_data_noc_2 MASTER_NSP2_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_NMXC>, + <&rpmhpd RPMHPD_NSP2>; + power-domain-names =3D "cx", + "mx", + "nsp"; +}; + +&remoteproc_cdsp3 { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&nsp_data_noc_3 MASTER_NSP3_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_NMXC>, + <&rpmhpd RPMHPD_NSP3>; + power-domain-names =3D "cx", + "mx", + "nsp"; +}; + &spi0 { clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S0_CLK>; clock-names =3D "se"; diff --git a/arch/arm64/boot/dts/qcom/nord-ipcc.h b/arch/arm64/boot/dts/qco= m/nord-ipcc.h new file mode 100644 index 000000000000..8bf9b0875b6d --- /dev/null +++ b/arch/arm64/boot/dts/qcom/nord-ipcc.h @@ -0,0 +1,144 @@ +/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef __DTS_NORD_IPCC_H +#define __DTS_NORD_IPCC_H + +/* Physical client IDs */ +#define IPCC_MPROC_AOP 0 +#define IPCC_MPROC_TZ 1 +#define IPCC_MPROC_ADSP0 2 +#define IPCC_MPROC_NSP0 3 +#define IPCC_MPROC_NSP1 4 +#define IPCC_MPROC_NSP2 5 +#define IPCC_MPROC_NSP3 6 +#define IPCC_MPROC_APSS_NS0 7 +#define IPCC_MPROC_APSS_NS1 8 +#define IPCC_MPROC_APSS_NS2 9 +#define IPCC_MPROC_APSS_NS3 10 +#define IPCC_MPROC_ADSP1 11 +#define IPCC_MPROC_ADSP2 12 +#define IPCC_MPROC_APSS_NS4 13 +#define IPCC_MPROC_SOCCP 15 +#define IPCC_MPROC_CPUCP 16 +#define IPCC_MPROC_A78CSS 17 +#define IPCC_MPROC_TMESS 18 +#define IPCC_MPROC_SAIL0 19 +#define IPCC_MPROC_SAIL1 20 +#define IPCC_MPROC_SAIL2 21 +#define IPCC_MPROC_SAIL3 22 +#define IPCC_MPROC_SAIL4 23 +#define IPCC_MPROC_SAIL5 24 + +#define IPCC_COMPUTE_L0_ADSP0 0 +#define IPCC_COMPUTE_L0_NSP0 1 +#define IPCC_COMPUTE_L0_NSP1 2 +#define IPCC_COMPUTE_L0_NSP2 3 +#define IPCC_COMPUTE_L0_NSP3 4 +#define IPCC_COMPUTE_L0_APSS_NS0 5 +#define IPCC_COMPUTE_L0_GPU0 6 +#define IPCC_COMPUTE_L0_APSS_NS1 7 +#define IPCC_COMPUTE_L0_APSS_NS2 8 +#define IPCC_COMPUTE_L0_APSS_NS3 9 +#define IPCC_COMPUTE_L0_CVP 10 +#define IPCC_COMPUTE_L0_ICP0 11 +#define IPCC_COMPUTE_L0_ICP1 12 +#define IPCC_COMPUTE_L0_VPU 13 +#define IPCC_COMPUTE_L0_DPU0 14 +#define IPCC_COMPUTE_L0_DPU1 15 +#define IPCC_COMPUTE_L0_ADSP1 16 +#define IPCC_COMPUTE_L0_ADSP2 17 +#define IPCC_COMPUTE_L0_APSS_NS4 18 +#define IPCC_COMPUTE_L0_SOCCP 20 +#define IPCC_COMPUTE_L0_SAIL0 21 +#define IPCC_COMPUTE_L0_SAIL1 22 +#define IPCC_COMPUTE_L0_SAIL2 23 +#define IPCC_COMPUTE_L0_SAIL3 24 +#define IPCC_COMPUTE_L0_SAIL4 25 +#define IPCC_COMPUTE_L0_SAIL5 26 +#define IPCC_COMPUTE_L0_IPA 27 +#define IPCC_COMPUTE_L0_GPU1 28 + +#define IPCC_COMPUTE_L1_ADSP0 0 +#define IPCC_COMPUTE_L1_NSP0 1 +#define IPCC_COMPUTE_L1_NSP1 2 +#define IPCC_COMPUTE_L1_NSP2 3 +#define IPCC_COMPUTE_L1_NSP3 4 +#define IPCC_COMPUTE_L1_APSS_NS0 5 +#define IPCC_COMPUTE_L1_GPU0 6 +#define IPCC_COMPUTE_L1_APSS_NS1 7 +#define IPCC_COMPUTE_L1_APSS_NS2 8 +#define IPCC_COMPUTE_L1_APSS_NS3 9 +#define IPCC_COMPUTE_L1_CVP 10 +#define IPCC_COMPUTE_L1_ICP0 11 +#define IPCC_COMPUTE_L1_ICP1 12 +#define IPCC_COMPUTE_L1_VPU 13 +#define IPCC_COMPUTE_L1_DPU0 14 +#define IPCC_COMPUTE_L1_DPU1 15 +#define IPCC_COMPUTE_L1_ADSP1 16 +#define IPCC_COMPUTE_L1_ADSP2 17 +#define IPCC_COMPUTE_L1_APSS_NS4 18 +#define IPCC_COMPUTE_L1_SOCCP 20 +#define IPCC_COMPUTE_L1_SAIL0 21 +#define IPCC_COMPUTE_L1_SAIL1 22 +#define IPCC_COMPUTE_L1_SAIL2 23 +#define IPCC_COMPUTE_L1_SAIL3 24 +#define IPCC_COMPUTE_L1_SAIL4 25 +#define IPCC_COMPUTE_L1_SAIL5 26 +#define IPCC_COMPUTE_L1_IPA 27 +#define IPCC_COMPUTE_L1_GPU1 28 + +#define IPCC_PERIPH_ADSP0 0 +#define IPCC_PERIPH_NSP0 1 +#define IPCC_PERIPH_NSP1 2 +#define IPCC_PERIPH_NSP2 3 +#define IPCC_PERIPH_NSP3 4 +#define IPCC_PERIPH_APSS_NS0 5 +#define IPCC_PERIPH_PCIE0 6 +#define IPCC_PERIPH_PCIE1 7 +#define IPCC_PERIPH_APSS_NS1 8 +#define IPCC_PERIPH_APSS_NS2 9 +#define IPCC_PERIPH_APSS_NS3 10 +#define IPCC_PERIPH_ADSP1 11 +#define IPCC_PERIPH_ADSP2 12 +#define IPCC_PERIPH_APSS_NS4 13 + +#define IPCC_FENCE_ADSP0 0 +#define IPCC_FENCE_NSP0 1 +#define IPCC_FENCE_NSP1 2 +#define IPCC_FENCE_NSP2 3 +#define IPCC_FENCE_NSP3 4 +#define IPCC_FENCE_APSS_NS0 5 +#define IPCC_FENCE_GPU0 6 +#define IPCC_FENCE_APSS_NS1 7 +#define IPCC_FENCE_APSS_NS2 8 +#define IPCC_FENCE_APSS_NS3 9 +#define IPCC_FENCE_CVP 10 +#define IPCC_FENCE_ICP0 11 +#define IPCC_FENCE_ICP1 12 +#define IPCC_FENCE_CAM_ENG0 13 +#define IPCC_FENCE_CAM_ENG1 14 +#define IPCC_FENCE_CAM_ENG2 15 +#define IPCC_FENCE_CAM_ENG3 16 +#define IPCC_FENCE_CAM_ENG4 17 +#define IPCC_FENCE_CAM_ENG5 18 +#define IPCC_FENCE_CAM_ENG6 19 +#define IPCC_FENCE_CAM_ENG7 20 +#define IPCC_FENCE_CAM_ENG8 21 +#define IPCC_FENCE_CAM_ENG9 22 +#define IPCC_FENCE_CAM_ENG10 23 +#define IPCC_FENCE_CAM_ENG11 24 +#define IPCC_FENCE_CAM_ENG12 25 +#define IPCC_FENCE_VPU 26 +#define IPCC_FENCE_DPU0 27 +#define IPCC_FENCE_DPU1 28 +#define IPCC_FENCE_ADSP1 29 +#define IPCC_FENCE_ADSP2 30 +#define IPCC_FENCE_APSS_NS4 31 +#define IPCC_FENCE_SOCCP 33 +#define IPCC_FENCE_IPA 34 +#define IPCC_FENCE_GPU1 35 + +#endif diff --git a/arch/arm64/boot/dts/qcom/nord.dtsi b/arch/arm64/boot/dts/qcom/= nord.dtsi index e0496fd40c30..03703324f487 100644 --- a/arch/arm64/boot/dts/qcom/nord.dtsi +++ b/arch/arm64/boot/dts/qcom/nord.dtsi @@ -4,6 +4,9 @@ */ =20 #include +#include + +#include "nord-ipcc.h" =20 / { interrupt-parent =3D <&intc>; @@ -685,6 +688,13 @@ qdss_apps_mem: qdss-apps-region@87b00000 { no-map; }; =20 + smem_mem: smem@89b00000 { + compatible =3D "qcom,smem"; + reg =3D <0x0 0x89b00000 0x0 0x400000>; + no-map; + hwlocks =3D <&tcsr_mutex 3>; + }; + global_sync_mem: global-sync-region@89f00000 { reg =3D <0x0 0x89f00000 0x0 0x400000>; no-map; @@ -902,6 +912,117 @@ dump_mem: mem-dump-region { }; }; =20 + smp2p-adsp { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_ADSP0 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_ADSP0 + IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <443>, <429>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <2>; + + smp2p_adsp_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_adsp_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp0 { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP0 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP0 IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <94>, <432>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <5>; + + smp2p_cdsp0_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp0_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp1 { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP1 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP1 IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <617>, <616>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <69>; + + smp2p_cdsp1_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp1_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp2 { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP2 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP2 IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <617>, <616>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <133>; + + smp2p_cdsp2_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp2_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp3 { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP3 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP3 IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <617>, <616>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <197>; + + smp2p_cdsp3_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp3_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + soc: soc@0 { compatible =3D "simple-bus"; #address-cells =3D <2>; @@ -1518,6 +1639,103 @@ tcsr: syscon@1f60000 { reg =3D <0x0 0x01f60000 0x0 0xa0000>; }; =20 + remoteproc_adsp: remoteproc@4c00000 { + compatible =3D "qcom,nord-adsp-pas"; + reg =3D <0x0 0x04c00000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 159 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&hpass_dsp0_mem>, + <&hpass_dsp0_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_adsp_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_ADSP0 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_ADSP0 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <2>; + label =3D "adsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "adsp"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_0 0x09e3 0x0000>, + <&apps_smmu_0 0x0a43 0x0020>, + <&apps_smmu_0 0x0a63 0x0020>, + <&apps_smmu_0 0x0a83 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_0 0x09e4 0x0000>, + <&apps_smmu_0 0x0a44 0x0020>, + <&apps_smmu_0 0x0a64 0x0020>, + <&apps_smmu_0 0x0a84 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_0 0x09e5 0x0000>, + <&apps_smmu_0 0x0a45 0x0020>, + <&apps_smmu_0 0x0a65 0x0020>, + <&apps_smmu_0 0x0a85 0x0000>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_0 0x09e6 0x0000>, + <&apps_smmu_0 0x0a46 0x0020>, + <&apps_smmu_0 0x0a66 0x0020>, + <&apps_smmu_0 0x0a86 0x0000>; + dma-coherent; + }; + }; + }; + }; + + ipcc0: mailbox@9007000 { + compatible =3D "qcom,nord-ipcc", + "qcom,ipcc"; + reg =3D <0x0 0x09007000 0x0 0x1000>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <3>; + #mbox-cells =3D <2>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,nord-pdc", "qcom,pdc"; @@ -1637,6 +1855,16 @@ tsens7: thermal-sensor@c233000 { #thermal-sensor-cells =3D <1>; }; =20 + aoss_qmp: power-management@c300000 { + compatible =3D "qcom,nord-aoss-qmp", "qcom,aoss-qmp"; + reg =3D <0x0 0x0c300000 0x0 0x400>; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_AOP + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>; + #clock-cells =3D <0>; + }; + tlmm: pinctrl@f100000 { compatible =3D "qcom,nord-tlmm"; reg =3D <0x0 0x0f100000 0x0 0xc0000>; @@ -2071,6 +2299,662 @@ watchdog@17826000 { clocks =3D <&sleep_clk>; interrupts =3D ; }; + + remoteproc_cdsp0: remoteproc@1f300000 { + compatible =3D "qcom,nord-cdsp0-pas"; + reg =3D <0x0 0x1f300000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 499 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&cdsp0_mem>, + <&q6_cdsp0_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_cdsp0_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP0 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP0 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <5>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu_2 0x0301 0x0040>, + <&apps_smmu_2 0x0341 0x0040>, + <&apps_smmu_2 0x0361 0x0000>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu_2 0x0302 0x0040>, + <&apps_smmu_2 0x0342 0x0040>, + <&apps_smmu_2 0x0362 0x0000>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_2 0x0303 0x0040>, + <&apps_smmu_2 0x0343 0x0040>, + <&apps_smmu_2 0x0363 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_2 0x0304 0x0040>, + <&apps_smmu_2 0x0344 0x0040>, + <&apps_smmu_2 0x0364 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_2 0x0305 0x0000>, + <&apps_smmu_2 0x0345 0x0020>, + <&apps_smmu_2 0x0365 0x0020>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_2 0x0306 0x0040>, + <&apps_smmu_2 0x0346 0x0040>, + <&apps_smmu_2 0x0366 0x0000>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu_2 0x0307 0x0040>, + <&apps_smmu_2 0x0347 0x0040>, + <&apps_smmu_2 0x0367 0x0000>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu_2 0x0308 0x0040>, + <&apps_smmu_2 0x0348 0x0040>, + <&apps_smmu_2 0x0368 0x0000>; + dma-coherent; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu_2 0x0309 0x0040>, + <&apps_smmu_2 0x0349 0x0040>, + <&apps_smmu_2 0x0369 0x0000>; + dma-coherent; + }; + + compute-cb@10 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <10>; + iommus =3D <&apps_smmu_2 0x030a 0x0040>, + <&apps_smmu_2 0x034a 0x0040>, + <&apps_smmu_2 0x036a 0x0000>; + dma-coherent; + }; + + compute-cb@11 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <11>; + iommus =3D <&apps_smmu_2 0x030b 0x0040>, + <&apps_smmu_2 0x034b 0x0040>, + <&apps_smmu_2 0x036b 0x0000>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu_2 0x030c 0x0040>, + <&apps_smmu_2 0x034c 0x0040>, + <&apps_smmu_2 0x036c 0x0000>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu_2 0x030d 0x0000>, + <&apps_smmu_2 0x034d 0x0020>, + <&apps_smmu_2 0x036d 0x0020>; + dma-coherent; + }; + }; + }; + }; + + remoteproc_cdsp1: remoteproc@1f700000 { + compatible =3D "qcom,nord-cdsp1-pas"; + reg =3D <0x0 0x1f700000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 500 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&cdsp1_mem>, + <&q6_cdsp1_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_cdsp1_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP1 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP1 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <69>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp1"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu_2 0x0701 0x0040>, + <&apps_smmu_2 0x0741 0x0040>, + <&apps_smmu_2 0x0761 0x0000>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu_2 0x0702 0x0040>, + <&apps_smmu_2 0x0742 0x0040>, + <&apps_smmu_2 0x0762 0x0000>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_2 0x0703 0x0040>, + <&apps_smmu_2 0x0743 0x0040>, + <&apps_smmu_2 0x0763 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_2 0x0704 0x0040>, + <&apps_smmu_2 0x0744 0x0040>, + <&apps_smmu_2 0x0764 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_2 0x0705 0x0000>, + <&apps_smmu_2 0x0745 0x0020>, + <&apps_smmu_2 0x0765 0x0020>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_2 0x0706 0x0040>, + <&apps_smmu_2 0x0746 0x0040>, + <&apps_smmu_2 0x0766 0x0000>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu_2 0x0707 0x0040>, + <&apps_smmu_2 0x0747 0x0040>, + <&apps_smmu_2 0x0767 0x0000>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu_2 0x0708 0x0040>, + <&apps_smmu_2 0x0748 0x0040>, + <&apps_smmu_2 0x0768 0x0000>; + dma-coherent; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu_2 0x0709 0x0040>, + <&apps_smmu_2 0x0749 0x0040>, + <&apps_smmu_2 0x0769 0x0000>; + dma-coherent; + }; + + compute-cb@10 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <10>; + iommus =3D <&apps_smmu_2 0x070a 0x0040>, + <&apps_smmu_2 0x074a 0x0040>, + <&apps_smmu_2 0x076a 0x0000>; + dma-coherent; + }; + + compute-cb@11 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <11>; + iommus =3D <&apps_smmu_2 0x070b 0x0040>, + <&apps_smmu_2 0x074b 0x0040>, + <&apps_smmu_2 0x076b 0x0000>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu_2 0x070c 0x0040>, + <&apps_smmu_2 0x074c 0x0040>, + <&apps_smmu_2 0x076c 0x0000>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu_2 0x070d 0x0000>, + <&apps_smmu_2 0x074d 0x0020>, + <&apps_smmu_2 0x076d 0x0020>; + dma-coherent; + }; + }; + }; + }; + + remoteproc_cdsp2: remoteproc@1fb00000 { + compatible =3D "qcom,nord-cdsp2-pas"; + reg =3D <0x0 0x1fb00000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 501 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&cdsp2_mem>, + <&q6_cdsp2_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_cdsp2_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP2 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP2 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <133>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp2"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu_2 0x0b01 0x0040>, + <&apps_smmu_2 0x0b41 0x0040>, + <&apps_smmu_2 0x0b61 0x0000>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu_2 0x0b02 0x0040>, + <&apps_smmu_2 0x0b42 0x0040>, + <&apps_smmu_2 0x0b62 0x0000>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_2 0x0b03 0x0040>, + <&apps_smmu_2 0x0b43 0x0040>, + <&apps_smmu_2 0x0b63 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_2 0x0b04 0x0040>, + <&apps_smmu_2 0x0b44 0x0040>, + <&apps_smmu_2 0x0b64 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_2 0x0b05 0x0000>, + <&apps_smmu_2 0x0b45 0x0020>, + <&apps_smmu_2 0x0b65 0x0020>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_2 0x0b06 0x0040>, + <&apps_smmu_2 0x0b46 0x0040>, + <&apps_smmu_2 0x0b66 0x0000>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu_2 0x0b07 0x0040>, + <&apps_smmu_2 0x0b47 0x0040>, + <&apps_smmu_2 0x0b67 0x0000>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu_2 0x0b08 0x0040>, + <&apps_smmu_2 0x0b48 0x0040>, + <&apps_smmu_2 0x0b68 0x0000>; + dma-coherent; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu_2 0x0b09 0x0040>, + <&apps_smmu_2 0x0b49 0x0040>, + <&apps_smmu_2 0x0b69 0x0000>; + dma-coherent; + }; + + compute-cb@10 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <10>; + iommus =3D <&apps_smmu_2 0x0b0a 0x0040>, + <&apps_smmu_2 0x0b4a 0x0040>, + <&apps_smmu_2 0x0b6a 0x0000>; + dma-coherent; + }; + + compute-cb@11 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <11>; + iommus =3D <&apps_smmu_2 0x0b0b 0x0040>, + <&apps_smmu_2 0x0b4b 0x0040>, + <&apps_smmu_2 0x0b6b 0x0000>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu_2 0x0b0c 0x0040>, + <&apps_smmu_2 0x0b4c 0x0040>, + <&apps_smmu_2 0x0b6c 0x0000>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu_2 0x0b0d 0x0000>, + <&apps_smmu_2 0x0b4d 0x0020>, + <&apps_smmu_2 0x0b6d 0x0020>; + dma-coherent; + }; + }; + }; + }; + + remoteproc_cdsp3: remoteproc@1ff00000 { + compatible =3D "qcom,nord-cdsp3-pas"; + reg =3D <0x0 0x1ff00000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 505 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&cdsp3_mem>, + <&q6_cdsp3_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_cdsp3_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP3 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP3 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <197>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp3"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu_2 0x0f01 0x0040>, + <&apps_smmu_2 0x0f41 0x0040>, + <&apps_smmu_2 0x0f61 0x0000>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu_2 0x0f02 0x0040>, + <&apps_smmu_2 0x0f42 0x0040>, + <&apps_smmu_2 0x0f62 0x0000>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_2 0x0f03 0x0040>, + <&apps_smmu_2 0x0f43 0x0040>, + <&apps_smmu_2 0x0f63 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_2 0x0f04 0x0040>, + <&apps_smmu_2 0x0f44 0x0040>, + <&apps_smmu_2 0x0f64 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_2 0x0f05 0x0000>, + <&apps_smmu_2 0x0f45 0x0020>, + <&apps_smmu_2 0x0f65 0x0020>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_2 0x0f06 0x0040>, + <&apps_smmu_2 0x0f46 0x0040>, + <&apps_smmu_2 0x0f66 0x0000>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu_2 0x0f07 0x0040>, + <&apps_smmu_2 0x0f47 0x0040>, + <&apps_smmu_2 0x0f67 0x0000>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu_2 0x0f08 0x0040>, + <&apps_smmu_2 0x0f48 0x0040>, + <&apps_smmu_2 0x0f68 0x0000>; + dma-coherent; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu_2 0x0f09 0x0040>, + <&apps_smmu_2 0x0f49 0x0040>, + <&apps_smmu_2 0x0f69 0x0000>; + dma-coherent; + }; + + compute-cb@10 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <10>; + iommus =3D <&apps_smmu_2 0x0f0a 0x0040>, + <&apps_smmu_2 0x0f4a 0x0040>, + <&apps_smmu_2 0x0f6a 0x0000>; + dma-coherent; + }; + + compute-cb@11 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <11>; + iommus =3D <&apps_smmu_2 0x0f0b 0x0040>, + <&apps_smmu_2 0x0f4b 0x0040>, + <&apps_smmu_2 0x0f6b 0x0000>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu_2 0x0f0c 0x0040>, + <&apps_smmu_2 0x0f4c 0x0040>, + <&apps_smmu_2 0x0f6c 0x0000>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu_2 0x0f0d 0x0000>, + <&apps_smmu_2 0x0f4d 0x0020>, + <&apps_smmu_2 0x0f6d 0x0020>; + dma-coherent; + }; + }; + }; + }; }; =20 arch_timer: timer { --=20 2.43.0 From nobody Sat Sep 26 05:30:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3AED23E5EC7 for ; Fri, 4 Sep 2026 08:16:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509808; cv=none; b=hRUCGwFr44A3HY5N6CyHC4rQvgUsVCBpeyLE2fXb+638WsEDmzpHoe+0AMp82CcP2Lxrx0Db8SfnXkQ3AVgRaNoItNPJqOyRb1xWs0ZISApFTh64WsTOIbGYCYLTkiMIZ4j0wnJvZwu3OMyUJf+uqHWgVXGeRZS+gvZ5m6QTX98= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509808; c=relaxed/simple; bh=TPZ2UeL9Yr3m3dbS1QU3Mf+DPrHdAp2KCtxoGMEFR0k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pWfmKnUjzb30Nn0390cr1Px4JJtdQUKnZaQJOao8ZW8KlAdUbPL3hAnT0tt7CzdTrcigCoRMj/fzB+V8//31cOoNwfR3MSpVYFxoYaYWV500igLaGwAGD4niPvtdrviRtxm+Jl72a5jGnTCjBhP5C4od6G7yBb+ZgJtnYgsBEM4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=K6PpkZVE; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=bWrjTTeD; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="K6PpkZVE"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="bWrjTTeD" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6847n22E1770747 for ; Fri, 4 Sep 2026 08:16:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=fXbYoRmgPzS A4gebf4xnIvSIMQ4UDRbdcKU6SjfVKsw=; b=K6PpkZVEeaPQoGj4nPuhqS1Wj2t Wsaq0ZQoT+8y3yRond7ARPSv3jrlHIsUmr8sxA+zTZZOyG4bnSfkI/snZzIf3CAf a9tl8HNfwbdSAzB4yEoYnIqJUBuonCqlVWU7Q7BSlz5vZu6nIqNqCS585ICwTBzy eOPs+Y6+SoaKjAq0DxCvCFWwnVGRo9hAoRN+6UJJ0SwLSbGJocg+vuAdYKsPCwek efYs0noPUzb5YXS9ouPDku0e695h3C6I99/Gunn7BzoSRcupZn2Lwkz5aZkUEyBx xWWdA4NvF1SGZBRgvkxOO6DytyBPDsw/u0vTivR3PfnNs5QOPEyA7sAFtIA== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gfpmqrsdn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 04 Sep 2026 08:16:46 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-39906175917so959416a91.2 for ; Fri, 04 Sep 2026 01:16:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788509806; x=1789114606; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=fXbYoRmgPzSA4gebf4xnIvSIMQ4UDRbdcKU6SjfVKsw=; b=bWrjTTeDad7PmeZOoGlZVkqPv7BXF4FVkr6KcdeZuppI0OwWlGR0W7nSORqnl97kp4 GZBIxXBiQMRoVl9PwSvXpFZtZPPjqh+oYU6kLxvx/xjjwQ8qILCL1dgoQXvwONCJ7yhB JrmGuRyGEt9u3X+5oGrCWI/Gh/OkLIRi0WtUjc1JaYMWMJIH1wyl90XMmmQhKudMbLtW /nwWxJrXi6/DT2gLerftb8RGkd6entMFzkGDM2kurAyqjloRRDB5THJ9rS7KO4PDYgrb sJeBGUUNXI0UVgnPwsNxlx9QUkJUKZ+3wE1z0RBRMIiv4AIkHDIARzEcVJr+wOh7R/BX K93g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788509806; x=1789114606; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=fXbYoRmgPzSA4gebf4xnIvSIMQ4UDRbdcKU6SjfVKsw=; b=oVwwEm3VKcALr+w/MKZDiS1bsFKGkAal2Osuh7qL31kUk5mB9MSgK56JNKZS9w9dsq /6/Q07InEbK881OIFuFYXf9+07Xp9eozMY7uF1Xl8dFwn0HNNBYrtK+PKOH9NQ+NaBwH 7Stf6QlfcQ5y80fZnMRAwm+A9dgYv/D8avuDqCBt3LD0FIVte3a1ipn15PiMI3MlIR7T LNjHU5HRzfAqp4qSA5CJb4d4lmM9RpeDsffjvRImJk99nY+qZuTRh1nOZNigLpAkDhhP o76dFiEEiz9lyu+XMcQfvoFBjreCQmfMCRJUCScKBM+LSIAZbTlNoq82bbmW6DcH0R+Q ukZQ== X-Forwarded-Encrypted: i=1; AKwUvBwx95iXlHCp/JEuQwGRcieu4vWWPsmW9emroOj1A29ZQxZw+HrBvkpBUgna/BsEEkqCUyrxA8zL7KQjjaY=@vger.kernel.org X-Gm-Message-State: AFuF++kX5Wli8wrCCV1z3cPAVa3CN+mhrCQat4UZaYtvybgpGJAur4+Q jjQQP50fblQ6wqgOT6YFQ36bdVZ6OKs0BxFXMB0kXgdLmhvNmMo6oX4PUdaEsevqGpr48GxCeq9 yrx3AkHygFEWc3lfwBwm2Ec+fyfiyS+HAg7lQ9KU+Z+sK717OK3V2MnFQMphWXE8XhgE= X-Gm-Gg: AYBFou0XLAWGDAMCOBsB52GTV7ixHDXBhNr03UNeTiHsPV92dd74LZiSjiUdaGcSwvg euoUPjDGh4TAUkZtEE+w8fojJscLD36GN4DjBwrpC75DTY2+T+9D3P6BOmDWKe7IUxvaRzs3Kuk zLWmeiWpD7OuPLvT9W0TPW6aDDRsOsk4FRI9wSNCYvx4EbxtF1IPsMCoUZiDz6AyTzCklLSfN4F 4AKGHGWiXyNIKmtRhY+d6e3JwlQB1dmPBDjCPn2POHCRKemg2aF8RrW7V8ORM7wlNV5Zh50erp/ C8ihDaePVUFuEoA7JqK4xOw2NnbT5uDAlF1fuLHRqBtsWCgU7WvVZnpY0TAFH4VXdWfJVBDRXSI V2zZ6Rh+FbOk3aIFDV9bUvGbjGH0ZnGCI+u0EXRa5C6Su/z9CN0PjXAcmUvKx X-Received: by 2002:a17:90b:54c3:b0:398:d6e8:f84e with SMTP id 98e67ed59e1d1-39b2612ecebmr7555889a91.9.1788509805911; Fri, 04 Sep 2026 01:16:45 -0700 (PDT) X-Received: by 2002:a17:90b:54c3:b0:398:d6e8:f84e with SMTP id 98e67ed59e1d1-39b2612ecebmr7555828a91.9.1788509805313; Fri, 04 Sep 2026 01:16:45 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3339a534df1sm5466648eec.7.2026.09.04.01.16.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Sep 2026 01:16:45 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo , Abel Vesa Subject: [PATCH v2 2/6] arm64: dts: qcom: nord-rrd: Enable ADSP and CDSPs Date: Fri, 4 Sep 2026 16:16:15 +0800 Message-ID: <20260904081619.593602-3-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> References: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Info: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX8b7u7vaGTnOv +7WDr01afS1QSjXqlKARRtzglyvFmYUwYt71OadQzj2t2qZ8mbUoDJPh/speTg5gMQsT136zC56 r0zf10BR3bDUEkCh5w8aLRalY63GQiM= X-Authority-Analysis: v=2.4 cv=eovvCIpX c=1 sm=1 tr=0 ts=6a9a7e6e cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=UZuJur8GfllDSyYqWHAA:9 a=mQ_c8vxmzFEMiUWkPHU9:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX0J3KxQNRCk9g oBtNcIAeBoYSQEGd19n6QdAnulRxd6AuSrctd8Efhy0INHKWZ1r5xG10cnqdK3UD9b373Kp/y5O w/mXHqGUGnM2Gj6JeRFUxSBYIsLBeAmUW10d442AMc6OmbtNWHhz7VqsgDVvoWIl4obZoifd/yd szsQovIS3L2wqOWD6mYviUX4ibBiLXsgXvxcRpNip+cTdanHu6rMfqLRnhmIU9VaJJAYHqFyO5d i7r799qNR853odJjJAqXHu8OxeCYX1h/b3LnMC0Vioe5hc34hBpD4pGN1hFJl2H8AdSE1UEigkC vTgs8Vaex0cPD+QndNuHtQkYbPIfMU421w9FvEfRuLHTzpit8Yj7/TYzmRYFOyTKkqNwwoKIpZi IS45q4C1vP7JFUBNonImm3HWV1O36ufLnhoDGkyMbqrPqSmkTjrtEEtmsO6qPviufZVyxBD5Fqp B0ozYZ+IgvLJAGlk+Gg== X-Proofpoint-ORIG-GUID: DCYJ_GDdbjyEdL6TK3g0846jxzl9SAmm X-Proofpoint-GUID: DCYJ_GDdbjyEdL6TK3g0846jxzl9SAmm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-04_02,2026-09-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 impostorscore=0 spamscore=0 adultscore=0 lowpriorityscore=0 bulkscore=0 suspectscore=0 clxscore=1015 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2609040075 Content-Type: text/plain; charset="utf-8" Enable ADSP (HPASS DSP) and CDSPs remoteproc on the Nord RRD board. Reviewed-by: Abel Vesa Signed-off-by: Shawn Guo Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/nord-rrd.dts | 35 +++++++++++++++++++++++++++ 1 file changed, 35 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/nord-rrd.dts b/arch/arm64/boot/dts/qc= om/nord-rrd.dts index 3673003c8b21..e4c3aee441c2 100644 --- a/arch/arm64/boot/dts/qcom/nord-rrd.dts +++ b/arch/arm64/boot/dts/qcom/nord-rrd.dts @@ -393,6 +393,41 @@ &qupv3_2 { status =3D "okay"; }; =20 +&remoteproc_adsp { + firmware-name =3D "qcom/nord/adsp.mbn", + "qcom/nord/adsp_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp0 { + firmware-name =3D "qcom/nord/cdsp.mbn", + "qcom/nord/cdsp_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp1 { + firmware-name =3D "qcom/nord/cdsp1.mbn", + "qcom/nord/cdsp1_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp2 { + firmware-name =3D "qcom/nord/cdsp2.mbn", + "qcom/nord/cdsp2_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp3 { + firmware-name =3D "qcom/nord/cdsp3.mbn", + "qcom/nord/cdsp3_dtbs.elf"; + + status =3D "okay"; +}; + &spi16 { status =3D "okay"; }; --=20 2.43.0 From nobody Sat Sep 26 05:30:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3ADE3E8337 for ; Fri, 4 Sep 2026 08:16:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509814; cv=none; b=c4VZpe7V3w+3MjhBLZx+BW72z7YkTrBdNUe4SC0fSAN5TZa1wvg3obPYGksxwI7iu7EnvQwnIPFNzLpr8IGEYaUgtiffc29Vs5fwP1x4UxbPVw/DsOU5NOFcZ+v4ckQatD2HEwS8GScGHtWPTIyC8PGeAgwo5EUSBIj9cI/836A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509814; c=relaxed/simple; bh=yrsdg3XGE8YNqgGK9GBp1eF4EjaDG6zeXPjU/tgt9Xc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qqOu4WHtJ54F9Mb7v28H2+Ap0nJpNbUNaMWKhc8anZ6UM8IH0lwL1Iav6QK/9a8lErp8FMcHQtZiXYPIgdmkpbRcBKdUY0sMpFyLHhflwOggNAv+s6fexpDprZ93t+yjmY5ra3/ETlSN5N4EAcx/zFG4E+Sb9tBpKrptwL0cWyc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Pilt/M6X; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=EJR1L9x8; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Pilt/M6X"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="EJR1L9x8" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6847mXRo2838280 for ; Fri, 4 Sep 2026 08:16:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=8YBRwLvnHMf dCwZ25ECl4bK0hgHBskEkshgI3gq5z7c=; b=Pilt/M6XPfyy99VTjgn1GOXWc1E Xfx1jSEl4OfVFh4nl+4Sea058W4+guYZabRsCLv/mEB7sVzt8qmtXHcL7+0OgvuL xO4+BtBoG/THMe9/I4CF5NboOolOyvKB2m9DbGd6JFVBnjju5wCuFkoIPuldLEPh y7B+zTx0OVmtjjjHry4CdbGSxpKbT0EeiacMLDRF8LUrzoH8kRbUnPsc2wK82D/A 9Gy/lKQMLXYhBHmfR8Jz9c5XYbv0K7pdGSFqnC+z110nrm5XiwnSJ0WOyrgO5CjY LxvYR25E0o3LILwOtXaRJZzIW4j9wAFO012D/Ops4w5BGhrylMn7BtfC+lA== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gfqqtrhsw-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 04 Sep 2026 08:16:51 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-38f5ac7416eso1012019a91.3 for ; Fri, 04 Sep 2026 01:16:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788509810; x=1789114610; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=8YBRwLvnHMfdCwZ25ECl4bK0hgHBskEkshgI3gq5z7c=; b=EJR1L9x8BBGeHrdYSHqrSkRiamXZeYHPaGWebGxlGD0OWAFWEIaofVZp4Matg38cUM 2rD9NscyfFh4XRROp+42eOMYXKMcEmEp20YRYeYQsqtp2UbxFUbcS7MslWLx2xG3Ay21 GFBXdSpKfcAFXfwlHs8vnmdZAy9wMMb5+OZpVw2spqqLmjAFIDFPwWBXO/VN51tdTXOn yHPFaMMD2/QnSZtk+CI7HSJ+Dl1VqUH9q+7w5khRi7u51YBGxI8oUOKcix1Ur7gWcWXh BZB1m8QmtKM9kWyM/178LuXg5IdZeDr/B2ieTN4uEL8PgiYSzdqUZs/GMnXt+LyhQz+p n3Yg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788509810; x=1789114610; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=8YBRwLvnHMfdCwZ25ECl4bK0hgHBskEkshgI3gq5z7c=; b=CjYogYGinAhbPuVh9tmTgVMt0tZqEiwVN7god+/+SgXzAw+Y92U7flpaoz7IPR1h26 mwAJlnhrZXRaSBouYYft3t/CNbhwq4goPuroVu/WrqlUu1JD4OStpoqHowIrBkooesJo HvvQPLqNg8QnUrQxb6MYb3Hp3SRleR6QLJj8twXL8ct8ELDwYIFQ1WkQi+Y/szrixS4X 0hQObyVDgN5omaFNXk1GIa8NqoAJrVYadpBY6UQMwqIo494LaB33ZT64h+Snx0HJMwhw PYvoNaN4bbFoLsmUqAKi2M5XKcbhoyof91sMuwaWioX0s/e+yF288VdDPsU4SIZCr7mY wSHg== X-Forwarded-Encrypted: i=1; AKwUvBw+EybgE3J0vN/G8jCtEGFtA/EFqUMonJAS+g11dvRvvfAr1B1vPhhPAAaKaJfTHR/vwyD9WvLkIVlo5bM=@vger.kernel.org X-Gm-Message-State: AFuF++nIfUW3oK6RRS8L3fJvwL7c1le+9X/XMj8N6XR3ALfjD+4lCN9/ zuwwxU2ejxpeSsgQEU+oSXrmVGgOE80G+i8TaHgbFUqS+S0FneZkonsu4pcT5reJpIGUMRtXhA3 2wJDs36kNQ54nG+BttUWtnWWxr9bp+F64AzD6EvDEs79pdlcDnlIW7tG4O/luO6j/O5Y= X-Gm-Gg: AYBFou2Eve6UBjb2ayy/Oupmt6/KfWbEWihO+zYoT7prpsaY+9y/CslGXUAjhqo2gWz njWmL/lB/zfEs26Ujz0ZUdbp1LsHrF/th1pYlXfVj/wKGvmBqBFnJmk1tM0V8CksgfGjgdpjCg4 S/KmFguLCAC2fBTJOAwt7Wv088yGgObj60aP5JWsN+5GImX3cgt7SFJBcJovmmKlMia1bEwafCD ldXBPQzjFQZycXuyisZ06/eO2bZ+ude31/7WgFPvCI8PVq4EQa1rZh+eraMVgRpHp/9FnGxxpWw NNcJHtLr9L2B2hxPFeD8/mNzkrFaqKP6teVGs7DwP/guMXQLY1zhI9sbvOus152EOoKsNqfe1D/ 89MO3PH6pdXUUCsjRGCVODwxTRkwHgmZaUb8LmY4jMiXgcVN9oo5U0rrVy05m X-Received: by 2002:a17:90b:1b05:b0:398:9bd1:3210 with SMTP id 98e67ed59e1d1-39b262a89d4mr6050028a91.17.1788509810225; Fri, 04 Sep 2026 01:16:50 -0700 (PDT) X-Received: by 2002:a17:90b:1b05:b0:398:9bd1:3210 with SMTP id 98e67ed59e1d1-39b262a89d4mr6049983a91.17.1788509809802; Fri, 04 Sep 2026 01:16:49 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3339a534df1sm5466648eec.7.2026.09.04.01.16.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Sep 2026 01:16:49 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski , Abel Vesa , Konrad Dybcio , Shawn Guo Subject: [PATCH v2 3/6] arm64: dts: qcom: nord: Add the SPMI PMIC arbiter Date: Fri, 4 Sep 2026 16:16:16 +0800 Message-ID: <20260904081619.593602-4-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> References: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=YtA/gYYX c=1 sm=1 tr=0 ts=6a9a7e73 cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=eAws4zb0lv8ujySLY5IA:9 a=mQ_c8vxmzFEMiUWkPHU9:22 X-Proofpoint-ORIG-GUID: EsmzXkGM9jKqqLtY9dYkcpDur_mxyvtW X-Proofpoint-GUID: EsmzXkGM9jKqqLtY9dYkcpDur_mxyvtW X-Proofpoint-Spam-Info: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX4EcZ//KpXY// GT79JlizU5b52ItAc5MQdE8O0HZ5sLGrcHuukVnL5IGlCSFK3iJPwKzJt7U9Kg0bHI4uaET0Bby V6/WY52XfvtC+t5yXw7qLWfdCVdYgEw= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfXxHWZmxxM+JZe 6HWf9BTB6p72XCqxYlt4My23X9qO2amW/B8mfBqzLbJKQT/u5NSWaITaTPH3ZfJcjip4qBDZePS sx30xKnrmwED77703ALliflPvqjBWJgw6kUjL4yblH0bwDgMElSf0lMgQdtCLtpkkq1pXolWrIS yfjHZHB0g8/sbN1f3GbvUB88tG18gJ3ZXHVRUrjTmDGHjhrJMcuwlbv/vfCu8Cnc/ZqGiJDbSUR /xAIZNBqIu6cMUZZ475+czvDTbYAdGEVKgyVulU67deEyfghEC+AqKLM+dSF+SHMVzDGlObDTu0 Q9msrhyf0jhXLs3g/EkD2YzNMQ2vcqTSk7fJQX5xWIj1mCZNgHgXYI5M03wAR/EWJY6dcZ1zZe7 jkoZoDJ1Oba4e1A5PyNO9rp6AwRxGWKho7W4IUfCqkiMk9aSW+htnHS3mcaX2bEUsnapGc8Gd5T gppO0MlwajJzyHACWDA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-04_02,2026-09-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 malwarescore=0 impostorscore=0 phishscore=0 suspectscore=0 lowpriorityscore=0 bulkscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2609040075 Content-Type: text/plain; charset="utf-8" From: Bartosz Golaszewski Add the SPMI PMIC Arbiter node for the Nord platforms. Signed-off-by: Bartosz Golaszewski Reviewed-by: Abel Vesa Reviewed-by: Konrad Dybcio Signed-off-by: Shawn Guo --- arch/arm64/boot/dts/qcom/nord.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/nord.dtsi b/arch/arm64/boot/dts/qcom/= nord.dtsi index 03703324f487..83760341456b 100644 --- a/arch/arm64/boot/dts/qcom/nord.dtsi +++ b/arch/arm64/boot/dts/qcom/nord.dtsi @@ -1865,6 +1865,28 @@ IPCC_MPROC_SIGNAL_GLINK_QMP #clock-cells =3D <0>; }; =20 + spmi_bus: spmi@c400000 { + compatible =3D "qcom,spmi-pmic-arb"; + reg =3D <0x0 0x0c400000 0x0 0x3000>, + <0x0 0x0c500000 0x0 0x400000>, + <0x0 0x0c440000 0x0 0x80000>, + <0x0 0x0c4c0000 0x0 0x10000>, + <0x0 0x0c42d000 0x0 0x4000>; + reg-names =3D "core", + "chnls", + "obsrvr", + "intr", + "cnfg"; + interrupts-extended =3D <&pdc 1 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + #address-cells =3D <2>; + #size-cells =3D <0>; + qcom,channel =3D <0>; + qcom,ee =3D <0>; + }; + tlmm: pinctrl@f100000 { compatible =3D "qcom,nord-tlmm"; reg =3D <0x0 0x0f100000 0x0 0xc0000>; --=20 2.43.0 From nobody Sat Sep 26 05:30:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D09143E5A30 for ; Fri, 4 Sep 2026 08:16:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509819; cv=none; b=bIYUgVepKmiluSnxhado7qpNIXsLSgy0a1fvRtM+WaCOZpPybdt03hrD35jy5ySFhg9Vs1aDv7dEjkhf9HFT7s4Sh8qdILIPJILkvEsGcY0jS14S+w5Up74KPMh5V4/8OZU/a3n6iRFC0PBmtqx8cCU56DkicZAfPmrPR7FzT9g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509819; c=relaxed/simple; bh=ptZWnJPGtzHL79lHolwBn482KqUEBqLUheFhRCtIrZA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=V3W2nYrFrsN+/EsRREjliAaXIduCSeDYdtTNqMgRkYDSU4h1jlNPgA1aSUqktHBgkED8gQWZRfl0J7PqNttJe5YugDjMcP3o8vR173C0L+6QoN7Cj6zhxZZ+ZsDlmvvbhPGTs0nrSVGk/BboPO5ckKKBZ5ZBPWRf/v2J0uD9YBw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bRPvPFOr; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ZBs5P6AY; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bRPvPFOr"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZBs5P6AY" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6847mb0F2945613 for ; Fri, 4 Sep 2026 08:16:55 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=518KmdipQNd vmYVmyhlAWQh2d3AIWOsckA3kSE5DLtk=; b=bRPvPFOrN68RluQYU1mpk4CQYIe YDWpFdfIG5XajAehmBKCuvjz5mEKsxXeif9vIyYKXG4RdtMVksMmiskyYtVnQF8T vJzAhz81BBwf6bIh6q0zXLfcOvzS/7COkXdt4DRp4zigo+MlgXq0ZMGOA+7Y3v0J FgzfickZkUb1gXu6BYnOcD/NT9RSNTFSQOWpCPcGjrKRDJkTgEwUhckv4rQ2ZU/x Fgwiom2FaTVvGun1oUidT6tkNOA5X2/CjKrbkUDujIGU2O3AjaPqrjbMex544xyu z3vOBtSer6/yAD31u2hErpR9daj09cI08ad9Dpkg4/kNuLJT+w/hcYv2G1A== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gfqqd0jp0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 04 Sep 2026 08:16:55 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-398e1fafe17so1159617a91.0 for ; Fri, 04 Sep 2026 01:16:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788509814; x=1789114614; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=518KmdipQNdvmYVmyhlAWQh2d3AIWOsckA3kSE5DLtk=; b=ZBs5P6AY2pyJplUPWP04oVR+bxrw2Mm0OfScQXxaWcdL/sdAd9nFQP5pRJXy8p6xOm 7YnLufQ+xB+3Z+9FziaObtJ1PLV3Xk8aNzSMWzcMsz/27T7+/MtnrEk3HdwK6+L7EpJD v3T/16Yccja72HvFMWnKqra7+3nJwzUAiFNmMRBjbBoQLPM7dpuEzXnuC77CEDjPs23t niGB5iuQTwfRTEq0i86bRubd2OFpCo+iUn4+4tAgvxAFbtGocb5cTWPKeRDXynYuVkJP PasyJ8q02/q486DlKdJjqcCRloqvSCAlYO0c/0VAwbVMsSLYaMY0IluyI8ybPN8Anv/N XQNg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788509814; x=1789114614; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=518KmdipQNdvmYVmyhlAWQh2d3AIWOsckA3kSE5DLtk=; b=HtHDNnc9IkXMrqtXWIxQOP0vYWgPi7BsmK/4UL1hNhtlbFYoIkN1OwUN2u2tUK/oaW q7s1fIdOjhklfHKWGG/48hp28exA6mhFf/B46eYVGDnkj/gPtag7b5XWB3ufYwX29Ry0 cznhOQqvm0j9gvnhQgggKAxKMfuR/w7VQD70UOXANr3vOb0s1e652275/4J2MW93OhKM B4kbplHMofV7Yf8E3y1iAc6ldonHBYOZXwyONRkVGTPo2IlSnsp2ZJ5Q9imrFj6EcFPq jiW1OKvCfb8sJF7kDRg3JA8GcelHAZ1hqvNB8RrfQVn6AnDTN7YO8qeldQxiSbZXYFgy lhvw== X-Forwarded-Encrypted: i=1; AKwUvBxb9xHNvOFf3ceqonXilZiglYNTNzMnNImLEIKm045aVhvvb7R6CR4fastz3Adk1eA9s07kz+5r5ZJb92Q=@vger.kernel.org X-Gm-Message-State: AFuF++m4ycVK2c1EgbkBQPCQNgujHN9aEO+v980AeHXUpmSE0VRYxezZ JX9qHaRovGiE0Ti+xxDwwKDUKhlWWBEpd+tqux6TdNFHF8UWJsJNhWDyMjDtrrqwXhKqt8phOnk 82l8iUg6ia4bP1/LOhNJ/YZqFnMVbcsSfSPYBoVKG2iubbsv5xvZuOCtNPOQU2nALe5E= X-Gm-Gg: AYBFou0l0QQAzYZ7G2C+M3dGFGHv0lsC5LbH1Nsz/kFeXnYKwqR/cPB0VCv+BUr8ao7 cFy4W7EKAgLfeCAvJgOk4rXaWrlYhd+yy2CeXKDXPXPiqRAR5IXciMArcofC5NoVEEtAlV2PIbu DjahlOVC6c4ZAKax1HwdTctA3rZiIwCD1lQnMi6AiNIXVTCsUJktpEOqMoJykJL/G1j6s6EkgWH sxUuv9yRIvRq3PszYAqepBuavcN6olrL1X3QBLI+H+yk2vXRbDW9KwalcQW/l34S+cashC2BWjV 5ScIOUQUvYKbY0yZqJTFodpzSI4iOQZvBQutYmNIl6Z+zFl4yBQErE8Mn6voR4wmsYJb0xFkxhs KK81W9ES2eBFoSG+rRB43WFwUu2NGHoetN++GmY2xz/+d60MJguy7Ts201Wy3 X-Received: by 2002:a17:90b:4c06:b0:396:b98b:a3c2 with SMTP id 98e67ed59e1d1-39b26116d9fmr5732735a91.8.1788509814183; Fri, 04 Sep 2026 01:16:54 -0700 (PDT) X-Received: by 2002:a17:90b:4c06:b0:396:b98b:a3c2 with SMTP id 98e67ed59e1d1-39b26116d9fmr5732687a91.8.1788509813646; Fri, 04 Sep 2026 01:16:53 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3339a534df1sm5466648eec.7.2026.09.04.01.16.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Sep 2026 01:16:53 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Dhruvin Rajpura , Shawn Guo Subject: [PATCH v2 4/6] arm64: dts: qcom: nord: Add PMAU0102 and PMM8650AU PMIC support Date: Fri, 4 Sep 2026 16:16:17 +0800 Message-ID: <20260904081619.593602-5-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> References: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: BnUFPZjdcn-f2-XB_ZdwmjDrUY1wSUcc X-Proofpoint-ORIG-GUID: BnUFPZjdcn-f2-XB_ZdwmjDrUY1wSUcc X-Proofpoint-Spam-Info: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX7l3K3jhSPv1+ 7dSltSh4YaHVvNXZl8D8KFg2PZOgderJdINbDN703ret0s5bzMipkY4CJSUfSBw4liQKK7nPvgN DttqoxYQUP4a0fWe6b7nZTxFExbEQcM= X-Authority-Analysis: v=2.4 cv=XtnK/1F9 c=1 sm=1 tr=0 ts=6a9a7e77 cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=hucZloQI8G6bWT6_XmMA:9 a=U2nuDi6JAHPDsfF0:21 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX+dWUJYl700vz iTetQkfhZ5wr7bk0kYMl0FiEG40quNUQKQuGvZ2QEIuzhG4hgWELAqhFbBLUHS8alK8g2CMttiq 3E3DZJNzvlYAf89fvu70imIMyevOKE/uypgKC7dn14Ubq+LIKGYQivhw54RF3iwYMveGUjk7NhY LdOUtG14hDiyUcyJPc0QLKIBPCdqMqFSxCc5h3Y0VUXAkqzBS9V3wGoXT5mlqqFynmIaa5yNd0X GpZ7fk63BqAdcl/CJT4GRwVbehtTELAcyKBWMBWrVI2F5K5w1YacKTKgT/nd0dr6msICfjqekCK sfUh71U7IWrX8vXyYSfXuBdqf8bKZOihkN3fr9fWwF/JfCAeTrm2mqIAgN2xabojbe5smBQClYv DR69btZ7+jY4AXFFzgcUmtoQzEVJcIUcdAWKc1kZDR/FpMNL8ITMDbFzCJLgtrzv+K1Fn70eKG3 dNdQ2t5tNqECPxkPDdQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-04_02,2026-09-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 malwarescore=0 spamscore=0 clxscore=1015 impostorscore=0 bulkscore=0 adultscore=0 lowpriorityscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2609040075 Content-Type: text/plain; charset="utf-8" From: Dhruvin Rajpura The Nord platform is supplied by two families of PMICs on the SPMI bus: eight PMAU0102 devices on USIDs 4 to 11, and one PMM8650AU on USID 0. Add one dtsi per PMIC type, following the established one-file-per-PMIC convention, and include both of them from nord-rrd.dts. The eight PMAU0102 instances are labelled pmau0102_e through pmau0102_l after their board designators. Each one provides a GPIO controller, an ADC, and an MBG (Master Bandgap) temperature monitor that reads its die temperature through a DIE_TEMP ADC channel. The monitors use the qcom,pmau0102-mbg-tm compatible with qcom,pm8775-mbg-tm as fallback, and each is hooked up to a thermal zone. PMM8650AU is the same die as PMM8654AU, so pmm8650au_a reuses the existing pmm8654au ompatibles while the file is named after the part actually populated on the board. It provides PON with a power key, a RTC, and a GPIO controller. The resin is described but left disabled, for boards that wire it up to enable. Signed-off-by: Dhruvin Rajpura Signed-off-by: Shawn Guo Acked-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/nord-rrd.dts | 2 + arch/arm64/boot/dts/qcom/pmau0102-nord.dtsi | 543 +++++++++++++++++++ arch/arm64/boot/dts/qcom/pmm8650au-nord.dtsi | 54 ++ 3 files changed, 599 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/pmau0102-nord.dtsi create mode 100644 arch/arm64/boot/dts/qcom/pmm8650au-nord.dtsi diff --git a/arch/arm64/boot/dts/qcom/nord-rrd.dts b/arch/arm64/boot/dts/qc= om/nord-rrd.dts index e4c3aee441c2..c547963371b4 100644 --- a/arch/arm64/boot/dts/qcom/nord-rrd.dts +++ b/arch/arm64/boot/dts/qcom/nord-rrd.dts @@ -9,6 +9,8 @@ #include =20 #include "nord-embedded.dtsi" +#include "pmau0102-nord.dtsi" +#include "pmm8650au-nord.dtsi" =20 / { model =3D "Qualcomm Technologies, Inc. IQ10 RRD"; diff --git a/arch/arm64/boot/dts/qcom/pmau0102-nord.dtsi b/arch/arm64/boot/= dts/qcom/pmau0102-nord.dtsi new file mode 100644 index 000000000000..47ea145f4abb --- /dev/null +++ b/arch/arm64/boot/dts/qcom/pmau0102-nord.dtsi @@ -0,0 +1,543 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include + +#include "qcom-adc5-gen3.h" + +&spmi_bus { + pmau0102_e: pmic@4 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x4 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_e_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x4 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_e_adc ADC5_GEN3_DIE_TEMP(4)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_e_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x4 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@400 { + reg =3D ; + label =3D "pmau0102_e_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@401 { + reg =3D ; + label =3D "pmau0102_e_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@403 { + reg =3D ; + label =3D "pmau0102_e_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_e_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_e_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_f: pmic@5 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x5 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_f_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x5 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_f_adc ADC5_GEN3_DIE_TEMP(5)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_f_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x5 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@500 { + reg =3D ; + label =3D "pmau0102_f_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@501 { + reg =3D ; + label =3D "pmau0102_f_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@503 { + reg =3D ; + label =3D "pmau0102_f_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_f_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_f_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_g: pmic@6 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x6 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_g_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x6 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_g_adc ADC5_GEN3_DIE_TEMP(6)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_g_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x6 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@600 { + reg =3D ; + label =3D "pmau0102_g_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@601 { + reg =3D ; + label =3D "pmau0102_g_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@603 { + reg =3D ; + label =3D "pmau0102_g_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_g_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_g_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_h: pmic@7 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x7 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_h_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x7 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_h_adc ADC5_GEN3_DIE_TEMP(7)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_h_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x7 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@700 { + reg =3D ; + label =3D "pmau0102_h_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@701 { + reg =3D ; + label =3D "pmau0102_h_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@703 { + reg =3D ; + label =3D "pmau0102_h_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_h_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_h_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_i: pmic@8 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x8 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_i_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x8 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_i_adc ADC5_GEN3_DIE_TEMP(8)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_i_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x8 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@800 { + reg =3D ; + label =3D "pmau0102_i_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@801 { + reg =3D ; + label =3D "pmau0102_i_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@803 { + reg =3D ; + label =3D "pmau0102_i_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_i_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_i_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_j: pmic@9 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x9 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_j_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x9 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_j_adc ADC5_GEN3_DIE_TEMP(9)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_j_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x9 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@900 { + reg =3D ; + label =3D "pmau0102_j_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@901 { + reg =3D ; + label =3D "pmau0102_j_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@903 { + reg =3D ; + label =3D "pmau0102_j_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_j_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_j_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_k: pmic@a { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0xa SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_k_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0xa 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_k_adc ADC5_GEN3_DIE_TEMP(0xa)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_k_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0xa 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@a00 { + reg =3D ; + label =3D "pmau0102_k_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@a01 { + reg =3D ; + label =3D "pmau0102_k_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@a03 { + reg =3D ; + label =3D "pmau0102_k_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_k_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_k_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_l: pmic@b { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0xb SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_l_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0xb 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_l_adc ADC5_GEN3_DIE_TEMP(0xb)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_l_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0xb 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@b00 { + reg =3D ; + label =3D "pmau0102_l_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@b01 { + reg =3D ; + label =3D "pmau0102_l_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@b03 { + reg =3D ; + label =3D "pmau0102_l_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_l_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_l_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; +}; + +/ { + thermal-zones { + pmau0102_e_thermal: pmau0102-e-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_e_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_f_thermal: pmau0102-f-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_f_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_g_thermal: pmau0102-g-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_g_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_h_thermal: pmau0102-h-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_h_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_i_thermal: pmau0102-i-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_i_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_j_thermal: pmau0102-j-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_j_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_k_thermal: pmau0102-k-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_k_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_l_thermal: pmau0102-l-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_l_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + }; +}; diff --git a/arch/arm64/boot/dts/qcom/pmm8650au-nord.dtsi b/arch/arm64/boot= /dts/qcom/pmm8650au-nord.dtsi new file mode 100644 index 000000000000..1282e5bae591 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/pmm8650au-nord.dtsi @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include + +&spmi_bus { + pmm8650au_a: pmic@0 { + compatible =3D "qcom,pmm8654au", "qcom,spmi-pmic"; + reg =3D <0x0 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmm8650au_a_pon: pon@1200 { + compatible =3D "qcom,pmm8654au-pon", "qcom,pmk8350-pon"; + reg =3D <0x1200>, <0x800>; + reg-names =3D "hlos", "pbs"; + + pmm8650au_a_pon_pwrkey: pwrkey { + compatible =3D "qcom,pmm8654au-pwrkey", "qcom,pmk8350-pwrkey"; + interrupts-extended =3D <&spmi_bus 0x0 0x12 0x7 IRQ_TYPE_EDGE_BOTH>; + linux,code =3D ; + debounce =3D <15625>; + }; + + pmm8650au_a_pon_resin: resin { + compatible =3D "qcom,pmm8654au-resin", "qcom,pmk8350-resin"; + interrupts-extended =3D <&spmi_bus 0x0 0x12 0x6 IRQ_TYPE_EDGE_BOTH>; + debounce =3D <15625>; + status =3D "disabled"; + }; + }; + + pmm8650au_a_rtc: rtc@6100 { + compatible =3D "qcom,pmm8654au-rtc", "qcom,pmk8350-rtc"; + reg =3D <0x6100>, <0x6200>; + reg-names =3D "rtc", "alarm"; + interrupts-extended =3D <&spmi_bus 0x0 0x62 0x1 IRQ_TYPE_EDGE_RISING>; + }; + + pmm8650au_a_gpios: gpio@8800 { + compatible =3D "qcom,pmm8654au-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmm8650au_a_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; +}; --=20 2.43.0 From nobody Sat Sep 26 05:30:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AD2D73EDAA3 for ; Fri, 4 Sep 2026 08:16:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509821; cv=none; b=C+YGIGSD61LEeivW9J+mW7pUtv9tcucNCA6CmIWB0t+QHKTZEHY921jQVfJtSJDkQD8Gd/qpH3FqST/1JbC/8CLMpEpSXO9dOwH7OIcHYiPr8RFUv0B+myGVbHS9OA1IDtEDCZOsHG8tVrvZeSO9HHmtdlKuLs90cpEoGSsa3A8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509821; c=relaxed/simple; bh=OOscVmyFqYUCiz7c4uQpWAZrR9i2yNKDHAWX7fX2a4U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=j5b1Ws97lw+8hIAu+N1Ou3F3dp2ZdzRQuCoRKK1nK2xJng2lewFOXIp1vuaPl7Jc9wJvJGEDqP0xccmCwtKsfCtG5vKKMYMtUD4FcL3sFB/XqV7bol7YSTaGaEZjTVZyUdJeWLktU0hNAHYrviFXareSnoBlUupX0BMxFKusJk8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Oqz1NrvM; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=JgHj9xYT; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Oqz1NrvM"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="JgHj9xYT" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6847n58c2977012 for ; Fri, 4 Sep 2026 08:16:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=idakCR6eiUf MeM4OyC+t2HmgRfNsvqHamrnUXvWTUAw=; b=Oqz1NrvM8CFtnrXbaozAovGGKcl fjl6byuek6NZ8/BvMcZzMNR+flA5q8nvitiQnCHtKQn/b3uPDYPWIb1kbG5QoCX5 kbV9I/x1sy/vvNhKsPb7Ncy2UPsspLnGi4D+e9fqKbeDmP/ia1egjdBiflUjZYBs I6eWEyErpfr9az5LvEPol4gmhKVfoFg20YEqrU9wCmMi+U7j+FI19CNygP5HfD3e ybskxA1vhcxp/Q+PQkRenPpe6blvKI0+gbZQvBKIk+VHNXXEdDuARjP5m7YO9iW/ +TQVds1ws5ORlEFzkfFYHu9ROBNcQZt0HQXxqS1FWHee6R8c6BBj1Svjg5Q== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gfdyxjpcb-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 04 Sep 2026 08:16:58 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-38ea32e57e2so1545450a91.1 for ; Fri, 04 Sep 2026 01:16:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788509818; x=1789114618; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=idakCR6eiUfMeM4OyC+t2HmgRfNsvqHamrnUXvWTUAw=; b=JgHj9xYT6ciKUhpFt3OB0T8UyeHI03NAKJI1I3uvK/1rk+dM9q5zgv/Q/TUIdyz/3s jX0l2QNbg0esuYDTlctkO6hEfapztJnMGtZv3cHj5n8Vufxt9yharnwm84199vFbqred 31VAQYsXbuvoWXVd6Fwu9mgTLghQByHZy0chnn2O8dLHlWw8NB2mzua9Ez4L5wVAhVsO qth5NWUoD+PEDZmR2EyP8zSjJJaYtfGtRmiNUYu9/fKXT4HaxEoD6JJUNhcoL1v5OgnK SAK37GvEVswPTO4QUZ/GlHJlonZ75Z7zuZcJfFp1FEOhVtA/jwo0cPpOnEnFqKdFPAed I+sg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788509818; x=1789114618; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=idakCR6eiUfMeM4OyC+t2HmgRfNsvqHamrnUXvWTUAw=; b=pdpK+0Py4OEgfRSPMA1pACBMiT4/hqhvfdygdS+AsBD/wbBq6MyKfFDtz2Hxj/qs5y n4haDzbpdMkE7RwYf9a1bk0oVD7n+PXPHRWRuLRAlmuv2cy1cybLxqPKewAlzXFzHAsi EP3JZtTYcFcdSDyw+jPqxTQLSdPYllP+/ZayjFZ+5C4tCT9EzdFrGMM51wFBiXE8P9c9 6uwmo1eted+ixnXTOkVjzg/bAi4f9hxe97FttsiDXqqJSCtOOXqXNhUdB91gWrCglWEc wiH5aM12uEx9cLQPAX5OHk98vwErLnoSdDXHnDH+mH0w9l0VOPObf8Bvw75mkPYuilo8 dung== X-Forwarded-Encrypted: i=1; AKwUvBzMOX72RyZagVESzDRDHU2nBwIKrEM6SCulH6J5arM/cs9CsK6ksSGKGx0jvL4OV9YMCwWJCxK+gV45e9Y=@vger.kernel.org X-Gm-Message-State: AFuF++khEF8k6TGOQT5ltu00qyyIXau0B9yPOza2qyCvc7RduNV8GsrS k/RJeMC8fr+DW6xxCtylVuMWePcmgV4zq9pwaKXtp+WHBRWlOmec1+VACe2If62b4VJ95TAAgut yyxs+4Ku0/5coBTddgE9P+q/pwelctUSCMgkPKXONECq4/tr3HD09N/biNwsfvx4qxgA= X-Gm-Gg: AYBFou2cNVStbirJF/O3ETRy9Rp+5n+BVzGPNygEe7eC7EIaA5W/2U1XaUF0+XzynX9 s9YvY9nFKIEIay3/gcHF4/mAjn5GIxGv3MG9fd/+hxA2nejkwCmEDd8aZJLu13kHXHwEzB1ACIw qMDIWCD+4Ya4f0A57WVnFEalFKvL3eNv1F4j9bJbZCUnb8V5iiKs9DPNyoVg6BqLOUyLwZwRjQK ozmGBF8MR90Bu1h88gYDb0/A/Upu4LY5JKWjRd52YsF4AWIjHYVm3jsTAAr4WRR3zeqjCJnQzHW xjHOf8M2g/0HiPWxGp7BwfG+SPceLZkLRAwKP5Fg9T6Xzc1aAYkGZiLzH2WQ1N/H4XYSoHi5Ik8 zgp5xAO/zLt+MmwFi8h28ZqDUAIjRZ2khDlIfdFp+2hJr3TL3k4D6w5BazUmD X-Received: by 2002:a17:90b:5844:b0:38f:5869:387b with SMTP id 98e67ed59e1d1-39b26101c20mr6620267a91.9.1788509818185; Fri, 04 Sep 2026 01:16:58 -0700 (PDT) X-Received: by 2002:a17:90b:5844:b0:38f:5869:387b with SMTP id 98e67ed59e1d1-39b26101c20mr6620215a91.9.1788509817777; Fri, 04 Sep 2026 01:16:57 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3339a534df1sm5466648eec.7.2026.09.04.01.16.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Sep 2026 01:16:57 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski , Krzysztof Kozlowski , Shawn Guo Subject: [PATCH v2 5/6] dt-bindings: arm: qcom: Document Nord Ride Embedded board Date: Fri, 4 Sep 2026 16:16:18 +0800 Message-ID: <20260904081619.593602-6-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> References: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: T1amJIKG_GHhhlIMnLfrkOpK-kQZrYal X-Proofpoint-Spam-Info: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX5pzlDQI1VT3W 4m4CGkJEEbHsIXH1lN1lWikBgooi5bJ3E54HURff4+9OPn8aiaijmVVntk1c7uwr65PVsqvbmqq FdchNt1IwyFtNXez99lpU/yuwVIAY0A= X-Proofpoint-GUID: T1amJIKG_GHhhlIMnLfrkOpK-kQZrYal X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX1PcC+AwjAz+z AlJgVvhyiZ0tLqAmGS7twMVzGc83W+ZfyfrYyjz+sfWqIOwQ1RMXSDtA4tSRnOvXC0qixPCs64v 0LAYZTC6lfEmtjzEE/F78GEp0rVbrX+dH0WDR017piAjN+8YHyXr3Wr9FJH+NDlj0VSiBh6m+E8 ICC1Yg7tUq/j8SJmuibbrbwa+Rjgj2mVXJDuL4TRFBWntrtzxxV/t6UuC/5bF+nxpkkdrp+7M0x pJkHH31/4ReDjlMwiWZ6BsVU7tOTP6d93l1syIxEQQJ4E5WtoiwcFRi7MHZijF3wFf5jBoIlYY7 Vw1Ls96NnjwfJM/TvYUVGg1FqH8yC+KJqltg6uK2I9CwZd/mz/0B8UzKG5I33c0TH0A+qxnMNJi yfXjCToNTr/Q2UEfsM0e5H+D0eAewTVqrnNUZszNXv3mQHQh0+a8GlSiyOkGNgnfbouvzgkuYg8 +CDpdpzCxJjqHUwoK5g== X-Authority-Analysis: v=2.4 cv=X9Zi7mTe c=1 sm=1 tr=0 ts=6a9a7e7a cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=2D4h3_R6Pk8q5fQxhhEA:9 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-04_02,2026-09-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 malwarescore=0 bulkscore=0 clxscore=1015 lowpriorityscore=0 impostorscore=0 suspectscore=0 priorityscore=1501 spamscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2609040075 Content-Type: text/plain; charset="utf-8" From: Bartosz Golaszewski Add qcom,sa8797p-ride-embedded to the list of compatibles for boards based on the Nord SoC. This is the Embedded variant of the automotive SA8797P Ride board. Signed-off-by: Bartosz Golaszewski Acked-by: Krzysztof Kozlowski Signed-off-by: Shawn Guo --- Documentation/devicetree/bindings/arm/qcom.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index 0759969b8aa8..7efd837b0fe3 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -407,6 +407,7 @@ properties: - enum: - qcom,iq10-rrd - qcom,sa8797p-ride + - qcom,sa8797p-ride-embedded - const: qcom,nord =20 - description: Qualcomm Technologies, Inc. Robotics RB1 --=20 2.43.0 From nobody Sat Sep 26 05:30:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9C21A3EDAA3 for ; Fri, 4 Sep 2026 08:17:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509827; cv=none; b=rbvxwzFo6ZZEl2fYKjC7cWUK7MPmrqXiaABoez1Aj1iigw3U8DbrLaWunInVefX4b94uTE4qPY6AgSUtG/x/LgujRM8AhLRH98KfzRBraPz1vGIrDcVd//eHfpyRZeIixtXLz5kkNKVr8ntygK0YpqAwj0cy7eMMAiF9fW+WbWU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788509827; c=relaxed/simple; bh=oSkWX742SllJFSnay7tGrdAJfHOtznaO/nrB8oj8uDY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Mr61OR5lQC0+xYKnCV5yVr0cdxkrrZLBSDPLnfGLlWH/4dNbOfm3VR0iXALchjqO0CcIfNYwEaT47DUI3mCTtAqXWVZve09Er9kOIJfzCI2Vkuz5wNL24B5i2Fo6z5Oyhjp6K+XTN0G+l1ProxxmbeWOfVBlQ1C5fZgHocP1ACo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kkoWHSma; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=i+XvktPf; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kkoWHSma"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="i+XvktPf" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6847mupw2430365 for ; Fri, 4 Sep 2026 08:17:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=PDjQ0m7c3tE 65mKCQK0Qwk7l8KC0zsHSqCHJspWMHqA=; b=kkoWHSmalK1lKPwThBO+Qy9SvXh VBZAX7KbTqwyYhTzQ8gfSsrry/HYKa6r5AoyIC2AuAJ7R0Bs16BEnoXDIOFo7hcd /Nxz318Z6keMIAantqyTFGL/Q3tgH6yYoS0a5CHfOQzEhjuMml/8H6f+YV6bpEwQ 4R5G13CF7b3kmQvDBnKVCO1SkztFrbE7h6uQudUVqFx3uCYnGoZNyK1UtS7Y58KB BCmqwsg3N6/XW+Ejis//xlSNRHoj78XBelKfMI9cyHJK4Xa5Ldk1JtL1IbOKnCMW fF/goWkp8/KT2fM28r+Zp+sXNO9SIAUlSMDA8Af4iO5xOrcH7RQ7MN9H7hQ== Received: from mail-oo1-f71.google.com (mail-oo1-f71.google.com [209.85.161.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gfk921bks-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 04 Sep 2026 08:17:04 +0000 (GMT) Received: by mail-oo1-f71.google.com with SMTP id 006d021491bc7-6b12ae7394cso892539eaf.1 for ; Fri, 04 Sep 2026 01:17:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788509824; x=1789114624; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=PDjQ0m7c3tE65mKCQK0Qwk7l8KC0zsHSqCHJspWMHqA=; b=i+XvktPfG6pHAY4NRQE54qkEW71fom+GCESOyG8/+Lv7uH7GVYYlfvqzZAUE0xWR1e FB0ljKjFpkH1KbqcbROrFJmDfNf5BvZlbSbj3MZqXpL9fYSn0rsWEWGhjRSAuQqjnIDG sRYe5N37qwnAfwjOlh6OxEn11NGFuRnwxt1sDoMKtJB2VNb2DSF1EEYmLmbd8Hozx12H nKdyA5UJ1UxwxHj4qMmhPFImxXmvFE8QiUHTog5gWSyCupUHCrp7XDeBYS0syWTSRDFL jxgiNGlkgDaXg7S0CEV/6TKNI6w2KrcWOPTT3IVAvLMPFT+VmWP9VdXVGSrbvr2cEZv3 yn8A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788509824; x=1789114624; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=PDjQ0m7c3tE65mKCQK0Qwk7l8KC0zsHSqCHJspWMHqA=; b=odCROSE93tmtfN5uMLUcOJ+KUmbdKQOSNNGC5Q58iO8CHwL2u8lBTBEU/D0xICDtV3 y2Nb1ZCB7FtIHEei7INN4SLkEMChA8tMBQjqhWLm/WpTa5sa9Un6SwIMWqT71ra5uObT Hx7lyimyFuoevLuvp7B2fE3x0WOhIcDs45xhV0m4taRkGz8Nzg3bA2Ooo7ICnc/8BSIV 5ZwVvcPeZOoRcGKx6UUSihHv79PYiB0nZI1D+C2XVP9562NxzLJXtrQL1TX8McyQv921 WUfJz0hbSB4adjtEv7tJHApjgH4yBYjCkKCMtY/TdGXjro+RThGl70nAF4znw2cSSv3s CVCQ== X-Forwarded-Encrypted: i=1; AKwUvBxHxIIm5YnxzI/hzc1V2hgNXeqmuO42jjDSUZBsQJWv/dtRzpvlncSMC7JZTexInoL3XAtcjlx6oIpW92A=@vger.kernel.org X-Gm-Message-State: AFuF++mA3BV1lXONRdxgUAG8gM4iZp1lj0AgqcaIwXJu5YtMEGAbcNnL lhst5bf8+9QlllXsFw2x9Q4mr+LHeFG7qIzyxjXj0hEVyEPV9z2fLXWsodzS/+faurp1gCTQLPl HFNS18jMlhkSXNQxL+jMN/SRtBeeUYkvVLBlw7f1hfi6xUlt2EPZxqQzhqVXt14fcpKk= X-Gm-Gg: AYBFou1GLJLw4jTipLNkq9ecY2qUNhWw5OHEh6HGNosgoeKatdtQAkc6XskqRYfCILL 4mEUtRY/130+gjd1o1BEKa8lLR/XR+qzPLxBVPCRIG53PCHwMY52muj/1013B7S9H/WXmv9qjNI zcR2B3Iqu7HXOSlVhq9Djj8AsA3T1uxWm332+Gw/zIRA5TAPMJILmLXJGf7L57DebhInHCInXvD 9Inv/ohRWQT3YNmHpwbLGp5k1jnOzMLW/pw19ZXAEgMGLeMj4NsY2njvs1IJpyWigjZr0sPpSgQ peQeFkZ/mhHu542W8yVgsvPGXP/XLc+lbAXf4tbwXycjTdHCFygR/4Mo9vWToNpFZFjzlDU3b7j qF8s40isPqFMNnXPmWAY7VQu8zmHJfClKqibXmksJo3FQwIw5aDsmYTV2vKt4 X-Received: by 2002:a4a:ec44:0:b0:6b1:bcdd:8898 with SMTP id 006d021491bc7-6b6f99d597amr3753226eaf.5.1788509822542; Fri, 04 Sep 2026 01:17:02 -0700 (PDT) X-Received: by 2002:a4a:ec44:0:b0:6b1:bcdd:8898 with SMTP id 006d021491bc7-6b6f99d597amr3753189eaf.5.1788509822031; Fri, 04 Sep 2026 01:17:02 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3339a534df1sm5466648eec.7.2026.09.04.01.16.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Sep 2026 01:17:01 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski , Abel Vesa , Shawn Guo Subject: [PATCH v2 6/6] arm64: dts: qcom: Add initial support for Nord Ride Embedded board Date: Fri, 4 Sep 2026 16:16:19 +0800 Message-ID: <20260904081619.593602-7-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> References: <20260904081619.593602-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfXzkMIJ5EWSGYd bfC/sheGnpJ6Pn6UokfqMEUq+hecutQl7FCTGA2D6qqHIm/b/jRIVOEYuY2Ap1fyku5HH94uuVu Jj7zg4p6dHSpBit5XlvR/xioJJL4QCuXJYycvvKV+soEd/wON8/l6pR4K9mLtcL3eYF6dI2aVV7 cX0NVKF3SFb+0tFLPwnr6rTdkj0596kxM2hMqH3V9MW//+e/DYrskURiHFmXeOBurglVAuY4e91 pF4HNAYw/dFAqc4XQRb5e2b7YpGAMNDlDPd36erPnkJDUs6Nh/UnlOCvEGuBo1rIffVecag9pNa 7MnozJbxgLhirsB6gOCFsZcOKy3AW1k/ir0jFSBsOeh9Ddz+pPhbeX34MYKJmPXiy3Z3a8cfn6D EJV0MNdxq+V9OSGJJlrrQ42bSb9aLIsJHZt5MNJSt223IujCDrhsqji9hhl7UgWSnCpKT3JbXjs kN7dWSzk+WIrle+yoyw== X-Authority-Analysis: v=2.4 cv=Oc2oyBTY c=1 sm=1 tr=0 ts=6a9a7e80 cx=c_pps a=V4L7fE8DliODT/OoDI2WOg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=23L8-64gBmTLm0DN3gAA:9 a=WZGXeFmKUf7gPmL3hEjn:22 X-Proofpoint-ORIG-GUID: U9cLGZFE9-wcxpvTdMQL2pIJG2bjubqz X-Proofpoint-GUID: U9cLGZFE9-wcxpvTdMQL2pIJG2bjubqz X-Proofpoint-Spam-Info: AW1haW4tMjYwOTA0MDA3NSBTYWx0ZWRfX/bZRV9kmPZLV +tNK6ZzSrHW9CNxGwJ2ugrhH0gZBN7FZJsuGBEcgFSLHVdGt9CWKCgL3KchEZS8SUfGJrX/s3VA lH4J4cLHL+T7AfK4uMvV8oYwlG4isk0= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-04_02,2026-09-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 adultscore=0 impostorscore=0 bulkscore=0 suspectscore=0 priorityscore=1501 spamscore=0 clxscore=1015 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2609040075 Content-Type: text/plain; charset="utf-8" From: Bartosz Golaszewski Add the initial device tree for the Nord Ride Embedded board, the non-SCMI variant of the SA8797P automotive Ride board. Enable the debug UART, UFS storage, the ADSP and CDSP remote processors, and describe the board regulators supplied by the on-board PMICs. Signed-off-by: Bartosz Golaszewski Reviewed-by: Abel Vesa Signed-off-by: Shawn Guo Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/Makefile | 1 + .../boot/dts/qcom/nord-ride-embedded.dts | 442 ++++++++++++++++++ 2 files changed, 443 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/nord-ride-embedded.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index e4da48bbfd03..f151f8e18961 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -162,6 +162,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-sony-xperia-yoshin= o-maple.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-sony-xperia-yoshino-poplar.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-xiaomi-sagit.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D nord-ride.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D nord-ride-embedded.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D nord-rrd.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D purwa-iot-evk.dtb =20 diff --git a/arch/arm64/boot/dts/qcom/nord-ride-embedded.dts b/arch/arm64/b= oot/dts/qcom/nord-ride-embedded.dts new file mode 100644 index 000000000000..09ee525764ef --- /dev/null +++ b/arch/arm64/boot/dts/qcom/nord-ride-embedded.dts @@ -0,0 +1,442 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include +#include + +#include "nord-embedded.dtsi" +#include "pmau0102-nord.dtsi" +#include "pmm8650au-nord.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. SA8797P Ride Embedded"; + compatible =3D "qcom,sa8797p-ride-embedded", "qcom,nord"; + + aliases { + serial0 =3D &uart15; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + clocks { + xo_board: xo-board-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <38400000>; + #clock-cells =3D <0>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <32000>; + #clock-cells =3D <0>; + }; + + bi_tcxo_div2: bi-tcxo-div2-clk { + compatible =3D "fixed-factor-clock"; + #clock-cells =3D <0>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-mult =3D <1>; + clock-div =3D <2>; + }; + + bi_tcxo_ao_div2: bi-tcxo-ao-div2-clk { + compatible =3D "fixed-factor-clock"; + #clock-cells =3D <0>; + clocks =3D <&rpmhcc RPMH_CXO_CLK_A>; + clock-mult =3D <1>; + clock-div =3D <2>; + }; + }; +}; + +&apps_rsc { + /* PMIC A - Kobra_MM (PMM8650AU) - SID 0x0, Bus E0 */ + regulators-0 { + compatible =3D "qcom,pmm8654au-rpmh-regulators"; + qcom,pmic-id =3D "A_E0"; + + vreg_l4a_1p2: ldo4 { + regulator-name =3D "vreg_l4a_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6a_1p2: ldo6 { + regulator-name =3D "vreg_l6a_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7a_1p2: ldo7 { + regulator-name =3D "vreg_l7a_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8a_1p8: ldo8 { + regulator-name =3D "vreg_l8a_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1a_vdd2h_l: smps1 { + regulator-name =3D "vreg_s1a_vdd2h_l"; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <1100000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s3a_1p8: smps3 { + regulator-name =3D "vreg_s3a_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s5a_mv: smps5 { + regulator-name =3D "vreg_s5a_mv"; + regulator-min-microvolt =3D <1328000>; + regulator-max-microvolt =3D <1370000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s6a_vddq_l: smps6 { + regulator-name =3D "vreg_s6a_vddq_l"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <570000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC E - Kai_MV - SID 0x4, Bus E0 */ + regulators-1 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "E_E0"; + + vreg_l1e_0p9: ldo1 { + regulator-name =3D "vreg_l1e_0p9"; + regulator-min-microvolt =3D <936000>; + regulator-max-microvolt =3D <936000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2e_0p9: ldo2 { + regulator-name =3D "vreg_l2e_0p9"; + regulator-min-microvolt =3D <936000>; + regulator-max-microvolt =3D <936000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3e_1p8: ldo3 { + regulator-name =3D "vreg_l3e_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC F - Kai_MV - SID 0x5, Bus E0 */ + regulators-2 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "F_E0"; + + vreg_l1f_vdd2l: ldo1 { + regulator-name =3D "vreg_l1f_vdd2l"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3f_vdd1: ldo3 { + regulator-name =3D "vreg_l3f_vdd1"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s7f_lv_sub: smps7 { + regulator-name =3D "vreg_s7f_lv_sub"; + regulator-min-microvolt =3D <1036000>; + regulator-max-microvolt =3D <1136000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s8f_vddq_h: smps8 { + regulator-name =3D "vreg_s8f_vddq_h"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <570000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC G - Kai_MV - SID 0x6, Bus E0 */ + regulators-3 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "G_E0"; + + vreg_l2g_0p7: ldo2 { + regulator-name =3D "vreg_l2g_0p7"; + regulator-min-microvolt =3D <752000>; + regulator-max-microvolt =3D <752000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s5g_vdd2h_h: smps5 { + regulator-name =3D "vreg_s5g_vdd2h_h"; + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <1150000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + }; + + /* PMIC H - Kai_MV - SID 0x7, Bus E0 */ + regulators-4 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "H_E0"; + + vreg_l1h_0p9: ldo1 { + regulator-name =3D "vreg_l1h_0p9"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2h_1p2: ldo2 { + regulator-name =3D "vreg_l2h_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + }; + }; + + /* PMIC I - Kai_MV - SID 0x8, Bus E0 */ + regulators-5 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "I_E0"; + + vreg_l1i_0p9: ldo1 { + regulator-name =3D "vreg_l1i_0p9"; + regulator-min-microvolt =3D <912000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + }; + + vreg_l2i_1p2: ldo2 { + regulator-name =3D "vreg_l2i_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3i_2p5: ldo3 { + regulator-name =3D "vreg_l3i_2p5"; + regulator-min-microvolt =3D <2504000>; + regulator-max-microvolt =3D <2504000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC K - Kai_MV - SID 0xA, Bus E0 */ + regulators-6 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "K_E0"; + + vreg_l1k_vdd2l: ldo1 { + regulator-name =3D "vreg_l1k_vdd2l"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2k_0p9: ldo2 { + regulator-name =3D "vreg_l2k_0p9"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <880000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3k_vdd1: ldo3 { + regulator-name =3D "vreg_l3k_vdd1"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC L - Kai_MV - SID 0xB, Bus E0 */ + regulators-7 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "L_E0"; + + vreg_l3l_1p8: ldo3 { + regulator-name =3D "vreg_l3l_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; +}; + +&qupv3_0 { + firmware-name =3D "qcom/nord/qupv3fw.elf"; + + status =3D "okay"; +}; + +&qupv3_1 { + firmware-name =3D "qcom/nord/qupv3fw.elf"; + + status =3D "okay"; +}; + +&qupv3_2 { + firmware-name =3D "qcom/nord/qupv3fw.elf"; + + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/nord/adsp.mbn", + "qcom/nord/adsp_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp0 { + firmware-name =3D "qcom/nord/cdsp.mbn", + "qcom/nord/cdsp_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp1 { + firmware-name =3D "qcom/nord/cdsp1.mbn", + "qcom/nord/cdsp1_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp2 { + firmware-name =3D "qcom/nord/cdsp2.mbn", + "qcom/nord/cdsp2_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp3 { + firmware-name =3D "qcom/nord/cdsp3.mbn", + "qcom/nord/cdsp3_dtbs.elf"; + + status =3D "okay"; +}; + +&uart15 { + status =3D "okay"; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 181 GPIO_ACTIVE_LOW>; + + vcc-supply =3D <&vreg_l3i_2p5>; + vcc-max-microamp =3D <1300000>; + vccq-supply =3D <&vreg_l2i_1p2>; + vccq-max-microamp =3D <1200000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l1i_0p9>; + vdda-pll-supply =3D <&vreg_l2h_1p2>; + + status =3D "okay"; +}; --=20 2.43.0